From bd3cc43b6249e4e814596cd2d1e659dbd4c7035f Mon Sep 17 00:00:00 2001
From: Bah Mamadu-lamarana <mamadulamarana.bah.etu@b04p9.fil.univ-lille.fr>
Date: Tue, 22 Apr 2025 17:35:50 +0200
Subject: [PATCH] fichier source correspondant au dernier commit

---
 tp5_n/tp5_n.cache/wt/webtalk_pa.xml           | 107 +++++++
 tp5_n/tp5_n.hw/hw_1/hw.xml                    |  17 +
 .../webtalk/usage_statistics_ext_labtool.xml  |  39 +++
 tp5_n/tp5_n.ip_user_files/README.txt          |   1 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_1.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_10.xml      |   9 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_11.xml      |   9 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_12.xml      |   9 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_13.xml      |   9 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_14.xml      |   9 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_2.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_3.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_4.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_5.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_6.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_7.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_8.xml       |  12 +
 tp5_n/tp5_n.runs/.jobs/vrs_config_9.xml       |  12 +
 .../synth_1/.Xil/anti_rebond_propImpl.xdc     |  63 ++++
 tp5_n/tp5_n.runs/synth_1/anti_rebond.dcp      | Bin 0 -> 10293 bytes
 tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl      | 132 ++++++++
 tp5_n/tp5_n.runs/synth_1/anti_rebond.vds      | 296 ++++++++++++++++++
 .../synth_1/anti_rebond_utilization_synth.pb  | Bin 0 -> 276 bytes
 .../synth_1/anti_rebond_utilization_synth.rpt | 175 +++++++++++
 tp5_n/tp5_n.runs/synth_1/gen_run.xml          |  69 ++++
 tp5_n/tp5_n.runs/synth_1/htr.txt              |   9 +
 tp5_n/tp5_n.runs/synth_1/vivado.jou           |  12 +
 tp5_n/tp5_n.runs/synth_1/vivado.pb            | Bin 0 -> 39697 bytes
 .../sim_1/behav/xsim/anti_rebond.tcl          |  11 +
 .../sim_1/behav/xsim/anti_rebond_vhdl.prj     |   9 +
 .../tp5_n.sim/sim_1/behav/xsim/chenillard.tcl |  11 +
 .../tp5_n.sim/sim_1/behav/xsim/digi_code.tcl  |  11 +
 tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou  |  12 +
 .../behav/xsim/webtalk_501609.backup.jou      |  12 +
 .../behav/xsim/webtalk_501933.backup.jou      |  12 +
 .../behav/xsim/webtalk_502528.backup.jou      |  12 +
 tp5_n/tp5_n.sim/sim_1/behav/xsim/xelab.pb     | Bin 0 -> 1611 bytes
 .../anti_rebond_behav/Compile_Options.txt     |   1 +
 .../anti_rebond_behav/TempBreakPointFile.txt  |   1 +
 .../xsim.dir/anti_rebond_behav/obj/xsim_1.c   | 110 +++++++
 .../webtalk/usage_statistics_ext_xsim.xml     |  44 +++
 .../webtalk/xsim_webtalk.tcl                  |  32 ++
 .../xsim/xsim.dir/anti_rebond_behav/xsim.mem  | Bin 0 -> 2443 bytes
 .../digi_code_behav/Compile_Options.txt       |   1 +
 .../digi_code_behav/TempBreakPointFile.txt    |   1 +
 .../xsim.dir/digi_code_behav/obj/xsim_1.c     | 111 +++++++
 .../webtalk/usage_statistics_ext_xsim.xml     |  44 +++
 .../xsim/xsim.dir/digi_code_behav/xsim.mem    | Bin 0 -> 2546 bytes
 tp5_n/tp5_n.sim/sim_1/behav/xsim/xvhdl.pb     | Bin 0 -> 337 bytes
 .../imports/Downloads/Basys3_Master.xdc       | 295 +++++++++++++++++
 tp5_n/tp5_n.srcs/sources_1/new/Enable190.vhd  |  73 +++++
 .../tp5_n.srcs/sources_1/new/anti_rebond.vhd  |  69 ++++
 tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd  | 200 ++++++++++++
 tp5_n/tp5_n.xpr                               | 241 ++++++++++++++
 54 files changed, 2386 insertions(+)
 create mode 100644 tp5_n/tp5_n.cache/wt/webtalk_pa.xml
 create mode 100644 tp5_n/tp5_n.hw/hw_1/hw.xml
 create mode 100644 tp5_n/tp5_n.hw/webtalk/usage_statistics_ext_labtool.xml
 create mode 100644 tp5_n/tp5_n.ip_user_files/README.txt
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_1.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_10.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_11.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_12.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_13.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_14.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_2.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_3.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_4.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_5.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_6.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_7.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_8.xml
 create mode 100644 tp5_n/tp5_n.runs/.jobs/vrs_config_9.xml
 create mode 100644 tp5_n/tp5_n.runs/synth_1/.Xil/anti_rebond_propImpl.xdc
 create mode 100644 tp5_n/tp5_n.runs/synth_1/anti_rebond.dcp
 create mode 100644 tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl
 create mode 100644 tp5_n/tp5_n.runs/synth_1/anti_rebond.vds
 create mode 100644 tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.pb
 create mode 100644 tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.rpt
 create mode 100644 tp5_n/tp5_n.runs/synth_1/gen_run.xml
 create mode 100644 tp5_n/tp5_n.runs/synth_1/htr.txt
 create mode 100644 tp5_n/tp5_n.runs/synth_1/vivado.jou
 create mode 100644 tp5_n/tp5_n.runs/synth_1/vivado.pb
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond.tcl
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond_vhdl.prj
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/chenillard.tcl
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/digi_code.tcl
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501609.backup.jou
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501933.backup.jou
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_502528.backup.jou
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xelab.pb
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/Compile_Options.txt
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/TempBreakPointFile.txt
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/obj/xsim_1.c
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.xml
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/xsim.mem
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/Compile_Options.txt
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/TempBreakPointFile.txt
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/obj/xsim_1.c
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/usage_statistics_ext_xsim.xml
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/xsim.mem
 create mode 100644 tp5_n/tp5_n.sim/sim_1/behav/xsim/xvhdl.pb
 create mode 100644 tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc
 create mode 100644 tp5_n/tp5_n.srcs/sources_1/new/Enable190.vhd
 create mode 100644 tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd
 create mode 100644 tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd
 create mode 100644 tp5_n/tp5_n.xpr

diff --git a/tp5_n/tp5_n.cache/wt/webtalk_pa.xml b/tp5_n/tp5_n.cache/wt/webtalk_pa.xml
new file mode 100644
index 0000000..6673aff
--- /dev/null
+++ b/tp5_n/tp5_n.cache/wt/webtalk_pa.xml
@@ -0,0 +1,107 @@
+<?xml version="1.0" encoding="UTF-8" ?>
+<document>
+<!--The data in this file is primarily intended for consumption by Xilinx tools.
+The structure and the elements are likely to change over the next few releases.
+This means code written to parse this file will need to be revisited each subsequent release.-->
+<application name="pa" timeStamp="Tue Apr 22 17:35:19 2025">
+<section name="Project Information" visible="false">
+<property name="ProjectID" value="1b11cba828a44658b54f60d00c70dab6" type="ProjectID"/>
+<property name="ProjectIteration" value="44" type="ProjectIteration"/>
+</section>
+<section name="PlanAhead Usage" visible="true">
+<item name="Project Data">
+<property name="SrcSetCount" value="1" type="SrcSetCount"/>
+<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
+<property name="DesignMode" value="RTL" type="DesignMode"/>
+<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
+<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
+</item>
+<item name="Java Command Handlers">
+<property name="AddSources" value="9" type="JavaHandler"/>
+<property name="AutoConnectTarget" value="3" type="JavaHandler"/>
+<property name="CloseProject" value="1" type="JavaHandler"/>
+<property name="CreateHardwareDashboards" value="2" type="JavaHandler"/>
+<property name="EditDelete" value="2" type="JavaHandler"/>
+<property name="ExitApp" value="1" type="JavaHandler"/>
+<property name="LaunchProgramFpga" value="11" type="JavaHandler"/>
+<property name="OpenHardwareManager" value="3" type="JavaHandler"/>
+<property name="OpenRecentTarget" value="1" type="JavaHandler"/>
+<property name="ProgramDevice" value="1" type="JavaHandler"/>
+<property name="RunBitgen" value="11" type="JavaHandler"/>
+<property name="RunImplementation" value="2" type="JavaHandler"/>
+<property name="RunSchematic" value="1" type="JavaHandler"/>
+<property name="RunSynthesis" value="7" type="JavaHandler"/>
+<property name="SaveFileProxyHandler" value="10" type="JavaHandler"/>
+<property name="SetTopNode" value="2" type="JavaHandler"/>
+<property name="ShowView" value="16" type="JavaHandler"/>
+<property name="SimulationRun" value="3" type="JavaHandler"/>
+<property name="SimulationRunForTime" value="20" type="JavaHandler"/>
+<property name="ToolsTemplates" value="2" type="JavaHandler"/>
+<property name="ViewTaskImplementation" value="1" type="JavaHandler"/>
+<property name="ViewTaskRTLAnalysis" value="1" type="JavaHandler"/>
+<property name="ViewTaskSynthesis" value="1" type="JavaHandler"/>
+<property name="ZoomIn" value="5" type="JavaHandler"/>
+</item>
+<item name="Gui Handlers">
+<property name="AbstractCombinedPanel_ADD_ELEMENT" value="3" type="GuiHandlerData"/>
+<property name="AbstractSearchablePanel_SHOW_SEARCH" value="1" type="GuiHandlerData"/>
+<property name="AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES" value="1" type="GuiHandlerData"/>
+<property name="BaseDialog_CANCEL" value="2" type="GuiHandlerData"/>
+<property name="BaseDialog_CLOSE" value="2" type="GuiHandlerData"/>
+<property name="BaseDialog_OK" value="68" type="GuiHandlerData"/>
+<property name="BaseDialog_YES" value="10" type="GuiHandlerData"/>
+<property name="CmdMsgDialog_OK" value="4" type="GuiHandlerData"/>
+<property name="ConstraintsChooserPanel_ADD_FILES" value="1" type="GuiHandlerData"/>
+<property name="CreateSrcFileDialog_FILE_NAME" value="7" type="GuiHandlerData"/>
+<property name="DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS" value="26" type="GuiHandlerData"/>
+<property name="FileSetPanel_FILE_SET_PANEL_TREE" value="128" type="GuiHandlerData"/>
+<property name="FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE" value="41" type="GuiHandlerData"/>
+<property name="HInputHandler_SELECT_ALL" value="1" type="GuiHandlerData"/>
+<property name="HJFileChooserRecentListPreview_RECENT_DIRECTORIES" value="1" type="GuiHandlerData"/>
+<property name="LanguageTemplatesDialog_TEMPLATES_TREE" value="4" type="GuiHandlerData"/>
+<property name="MainMenuMgr_FILE" value="2" type="GuiHandlerData"/>
+<property name="MainMenuMgr_OPEN_RECENT_PROJECT" value="2" type="GuiHandlerData"/>
+<property name="MainMenuMgr_PROJECT" value="1" type="GuiHandlerData"/>
+<property name="MainMenuMgr_TOOLS" value="4" type="GuiHandlerData"/>
+<property name="PACommandNames_ADD_CONFIG_MEMORY" value="1" type="GuiHandlerData"/>
+<property name="PACommandNames_ADD_SOURCES" value="9" type="GuiHandlerData"/>
+<property name="PACommandNames_AUTO_CONNECT_TARGET" value="3" type="GuiHandlerData"/>
+<property name="PACommandNames_AUTO_UPDATE_HIER" value="3" type="GuiHandlerData"/>
+<property name="PACommandNames_CREATE_HARDWARE_DASHBOARDS" value="2" type="GuiHandlerData"/>
+<property name="PACommandNames_GOTO_IMPLEMENTED_DESIGN" value="1" type="GuiHandlerData"/>
+<property name="PACommandNames_LANGUAGE_TEMPLATES" value="2" type="GuiHandlerData"/>
+<property name="PACommandNames_OPEN_HARDWARE_MANAGER" value="2" type="GuiHandlerData"/>
+<property name="PACommandNames_PROGRAM_FPGA" value="1" type="GuiHandlerData"/>
+<property name="PACommandNames_REPORTS_WINDOW" value="3" type="GuiHandlerData"/>
+<property name="PACommandNames_SET_AS_TOP" value="2" type="GuiHandlerData"/>
+<property name="PACommandNames_SIMULATION_LIVE_RUN" value="19" type="GuiHandlerData"/>
+<property name="PACommandNames_SIMULATION_RUN_BEHAVIORAL" value="3" type="GuiHandlerData"/>
+<property name="PACommandNames_ZOOM_IN" value="2" type="GuiHandlerData"/>
+<property name="PAViews_PROJECT_SUMMARY" value="6" type="GuiHandlerData"/>
+<property name="ProgramDebugTab_OPEN_TARGET" value="3" type="GuiHandlerData"/>
+<property name="ProgramDebugTab_PROGRAM_DEVICE" value="11" type="GuiHandlerData"/>
+<property name="ProgramDebugTab_REFRESH_DEVICE" value="1" type="GuiHandlerData"/>
+<property name="ProgramFpgaDialog_PROGRAM" value="11" type="GuiHandlerData"/>
+<property name="RDICommands_CUSTOM_COMMANDS" value="2" type="GuiHandlerData"/>
+<property name="RDICommands_DELETE" value="2" type="GuiHandlerData"/>
+<property name="RDICommands_LINE_COMMENT" value="15" type="GuiHandlerData"/>
+<property name="RDICommands_PASTE" value="1" type="GuiHandlerData"/>
+<property name="RemoveSourcesDialog_ALSO_DELETE" value="1" type="GuiHandlerData"/>
+<property name="SchematicView_PREVIOUS" value="3" type="GuiHandlerData"/>
+<property name="SchematicView_REMOVE" value="2" type="GuiHandlerData"/>
+<property name="SimulationForceSettingsDialog_FORCE_VALUE" value="8" type="GuiHandlerData"/>
+<property name="SimulationLiveRunForComp_SPECIFY_TIME_AND_UNITS" value="2" type="GuiHandlerData"/>
+<property name="SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT" value="1" type="GuiHandlerData"/>
+<property name="SrcChooserPanel_CREATE_FILE" value="7" type="GuiHandlerData"/>
+<property name="SrcMenu_IP_HIERARCHY" value="3" type="GuiHandlerData"/>
+<property name="TaskBanner_CLOSE" value="3" type="GuiHandlerData"/>
+<property name="WaveformNameTree_WAVEFORM_NAME_TREE" value="27" type="GuiHandlerData"/>
+</item>
+<item name="Other">
+<property name="GuiMode" value="10" type="GuiMode"/>
+<property name="BatchMode" value="0" type="BatchMode"/>
+<property name="TclMode" value="6" type="TclMode"/>
+</item>
+</section>
+</application>
+</document>
diff --git a/tp5_n/tp5_n.hw/hw_1/hw.xml b/tp5_n/tp5_n.hw/hw_1/hw.xml
new file mode 100644
index 0000000..6e1f777
--- /dev/null
+++ b/tp5_n/tp5_n.hw/hw_1/hw.xml
@@ -0,0 +1,17 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<!-- Product Version: Vivado v2021.1 (64-bit)                     -->
+<!--                                                              -->
+<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.        -->
+
+<hwsession version="1" minor="2">
+  <device name="xc7a35t_0" gui_info=""/>
+  <ObjectList object_type="hw_device" gui_info="">
+    <Object name="xc7a35t_0" gui_info="">
+      <Properties Property="FULL_PROBES.FILE" value=""/>
+      <Properties Property="PROBES.FILE" value=""/>
+      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/digi_code.bit"/>
+      <Properties Property="SLR.COUNT" value="1"/>
+    </Object>
+  </ObjectList>
+  <probeset name="hw project" active="false"/>
+</hwsession>
diff --git a/tp5_n/tp5_n.hw/webtalk/usage_statistics_ext_labtool.xml b/tp5_n/tp5_n.hw/webtalk/usage_statistics_ext_labtool.xml
new file mode 100644
index 0000000..4427e4e
--- /dev/null
+++ b/tp5_n/tp5_n.hw/webtalk/usage_statistics_ext_labtool.xml
@@ -0,0 +1,39 @@
+<?xml version="1.0" encoding="UTF-8" ?>
+<webTalkData  fileName='usage_statistics_ext_labtool.xml'  majorVersion='1' minorVersion='0' timeStamp='Tue Apr 22 17:35:21 2025'>
+<section name="__ROOT__" level="0" order="1" description="">
+ <section name="software_version_and_target_device" level="1" order="1" description="">
+  <keyValuePair key="beta" value="FALSE" description="" />
+  <keyValuePair key="build_version" value="3247384" description="" />
+  <keyValuePair key="date_generated" value="Tue Apr 22 13:53:37 2025" description="" />
+  <keyValuePair key="os_platform" value="LIN64" description="" />
+  <keyValuePair key="product_version" value="Vivado v2021.1 (64-bit)" description="" />
+  <keyValuePair key="project_id" value="19ee4622-bf11-4c31-9f35-1c5025d06df3" description="" />
+  <keyValuePair key="project_iteration" value="1" description="" />
+  <keyValuePair key="random_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="registration_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="route_design" value="FALSE" description="" />
+  <keyValuePair key="target_device" value="not_applicable" description="" />
+  <keyValuePair key="target_family" value="not_applicable" description="" />
+  <keyValuePair key="target_package" value="not_applicable" description="" />
+  <keyValuePair key="target_speed" value="not_applicable" description="" />
+  <keyValuePair key="tool_flow" value="labtool" description="" />
+ </section>
+ <section name="user_environment" level="1" order="2" description="">
+  <keyValuePair key="cpu_name" value="Intel(R) Core(TM) i5-9500 CPU @ 3.00GHz" description="" />
+  <keyValuePair key="cpu_speed" value="4099.904 MHz" description="" />
+  <keyValuePair key="os_name" value="Ubuntu" description="" />
+  <keyValuePair key="os_release" value="Ubuntu 22.04.5 LTS" description="" />
+  <keyValuePair key="system_ram" value="16.000 GB" description="" />
+  <keyValuePair key="total_processors" value="1" description="" />
+ </section>
+ <section name="labtool" level="1" order="3" description="">
+  <section name="usage" level="2" order="1" description="">
+   <keyValuePair key="cable" value="Digilent/Basys3/15000000:" description="" />
+   <keyValuePair key="chain" value="0362D093" description="" />
+   <keyValuePair key="pgmcnt" value="05:00:00" description="" />
+  </section>
+ </section>
+ <section name="vivado_usage" level="1" order="4" description="">
+ </section>
+</section>
+</webTalkData>
diff --git a/tp5_n/tp5_n.ip_user_files/README.txt b/tp5_n/tp5_n.ip_user_files/README.txt
new file mode 100644
index 0000000..023052c
--- /dev/null
+++ b/tp5_n/tp5_n.ip_user_files/README.txt
@@ -0,0 +1 @@
+The files in this directory structure are automatically generated and managed by Vivado. Editing these files is not recommended.
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_1.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_1.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_1.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_10.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_10.xml
new file mode 100644
index 0000000..01ada7f
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_10.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_11.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_11.xml
new file mode 100644
index 0000000..01ada7f
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_11.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_12.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_12.xml
new file mode 100644
index 0000000..01ada7f
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_12.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_13.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_13.xml
new file mode 100644
index 0000000..01ada7f
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_13.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_14.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_14.xml
new file mode 100644
index 0000000..01ada7f
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_14.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_2.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_2.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_2.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_3.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_3.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_3.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_4.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_4.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_4.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_5.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_5.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_5.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_6.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_6.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_6.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_7.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_7.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_7.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_8.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_8.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_8.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/.jobs/vrs_config_9.xml b/tp5_n/tp5_n.runs/.jobs/vrs_config_9.xml
new file mode 100644
index 0000000..287f6c3
--- /dev/null
+++ b/tp5_n/tp5_n.runs/.jobs/vrs_config_9.xml
@@ -0,0 +1,12 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Run Id="impl_1" LaunchDir="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
+		<Parent Id="synth_1"/>
+	</Run>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/tp5_n/tp5_n.runs/synth_1/.Xil/anti_rebond_propImpl.xdc b/tp5_n/tp5_n.runs/synth_1/.Xil/anti_rebond_propImpl.xdc
new file mode 100644
index 0000000..95f43f1
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/.Xil/anti_rebond_propImpl.xdc
@@ -0,0 +1,63 @@
+set_property SRC_FILE_INFO {cfile:/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc rfile:../../../tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc id:1} [current_design]
+set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W5 [get_ports clk]
+set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
+set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
+set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
+set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
+set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
+set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
+set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
+set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
+set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
+set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
+set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN V15 [get_ports {sw[5]}]
+set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
+set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W14 [get_ports {sw[6]}]
+set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
+set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W13 [get_ports {sw[7]}]
+set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
+set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN U16 [get_ports {led[0]}]
+set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
+set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN E19 [get_ports {led[1]}]
+set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
+set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN U18 [get_ports btnC]
+set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports btnC]
+set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN T18 [get_ports btnU]
+set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports btnU]
+set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN W19 [get_ports btnL]
+set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports btnL]
+set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN T17 [get_ports btnR]
+set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports btnR]
+set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
+set_property PACKAGE_PIN U17 [get_ports btnD]
+set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
+set_property IOSTANDARD LVCMOS33 [get_ports btnD]
diff --git a/tp5_n/tp5_n.runs/synth_1/anti_rebond.dcp b/tp5_n/tp5_n.runs/synth_1/anti_rebond.dcp
new file mode 100644
index 0000000000000000000000000000000000000000..7f59ccdf46eaaecf0f9a212652b1729ede3746c5
GIT binary patch
literal 10293
zcmWIWW@Zs#U|`^25NVng71&>(GJ%nSL7#<zft`VYAtkv$uOc_6_eykrlYs==gV#T`
zrPgihR^)h<cExoKJ5Q72g|}THnv12kv2+#xud~`6e9UOw{qNOwx714B^X+DNQ#ei7
zt$LD{_NCbU*JO`X{GMavWEoMLrptMTGd0pbXi44MMcF@=u`=JDFRd(oBcr`~(zOe>
zZ}sY3_5XQe`<e%PRW3c1l3?|8Qpjoud~lR?hN#F2u7G^&sMU+N9F(bAu+Zd+@#X^A
z7yPz~Yfi|u^1Siixu)s#w7R{Df4o8hkGa0zkgL4*<o1`z&e^ftr;=B82tHLg@uBVF
z2N}mni+!8eS<{y#iv*U~Y<r>gye+suUCQXx$A`(C9(S7j430`ZvJmNvuxRaO`Ph-V
zd%ke;q=W~1mn~=Rjk#Q;cJR_?-k0C6vs&t#efn4NRp-kI>$}%x&sz4X>&C~svz%Vb
zYw%6Zy2df<v5?!b#1P&HKlbjxnG=p{9KG68y_?74Le}MFwk4;Zao$b4$|BBpszJx)
z>a%q3<9w$kKIk~%Z@Ic+nyF50@AOmaKPFUPHd3r#YV+^%i);JqSpP=7<wcFO-$&{;
zO=e<XFj8S);Adc9NX#qAj4w(}%Fj#DD^E$g8+kGBwgFGg{p%6ST%&%?KDMo4?-mF4
zH^0l>m!Aw+awAK^Gh+*@PN&T$m5Gb4+&}$${rvp(rhfyruHmlR<agD+yHjj#@#ce7
zzPlEzz4gI1dlO@_?{u5U_IW%j|6f~q%UObL^^#kqKlZLK4dr{T^^M~-+r@{DXHHvv
z4t*kcP5rdlfh|1!8}8ZduuppC8yZr!vDa?n!{}?}z1wxaeec<!`|W%8PTgzYdv<}i
zyFtVr-f#BD<=Qqge`UGEsCy`(e*vq&AKzye)V^9Ds%%=wc6)PwKwZ<DLotjk?+z;;
z_-5Q7eZ93|>W&XKjaOTiR!y8<(-c>{jOlk|X6VQ1jn?*}!t>u;bTxW5D_d%=f8m71
z9|VgUioVo76LdBdH|*GuzNGQNnHOSZ(FI~5a}RI!c(I^+jf9hN;RD8WAAb$G**`v=
z=scS(%4+iYGsoA1UIlJz+9xcGUBS4)!Ez&SajR-bN?Cyc^D&MJT`p&1FP2jG&#Rb(
zmp;3Extedm#~7Vz$+d4HKQ~2u2)^>!?6JGdwjX(mXSLW**4QPZ)pX;7mGz&@D+R6@
z^`AekIs5v#gzcg$n_J};h%FL$zrsCIa>bghvEsAa`%XQ4vHNw<)}1$gUOnI|l9u!M
z=dIt_=NXH>@4q3Ze(H+x{Lh&pMHP|RJhrXr<;Aj#H*Y$<d)4|mQa7I#-#rq1z&)vW
z$>JAs52K21*qO<*@7ot5vw51-OR)!q;Vn|p&#m`KFZ>`ed*Q|0A|AQeGtCU?a-8+W
zChxYS)o8P~yf@RT-{sxJah|au@LSrFjjj29CyYNve?AhvX5I2zylzG8YR4|RY+t}}
z`LyNsr&_W5J=B-Jw^;t~N0EE}HO^?+Rq=b$V*kbO+GA?srD@q4`;Qql{kEKLIcv|x
zz;Is&GySHfq}`2*&VOVjQ1?7M!e-8)!<wEA_ex6SxVFp|<&E`PJ$029SHgjG&qGp|
zPw%(i$H3|LhK1|)T`yggb3K1+jUR6`-oetI!Lp}8LHux?1P?dEl!)8LM~X$*4luD9
zoLYU&tfuYq)4%*bz6m{A`2Os*>zAKCE?Q`!E*E)*d%>3`K}CZEDVCof`YQhMM6`vn
zyYWVd8Tj9bKl`NiT!F>0dHh}cFK$Y=xduc%)Cdy&d_!m2&N~WUY9#~$_QWjEWc>0o
zFn<$6yf~u)Z^FFz5P!X%;DXC<HZDA~IB8bce_olr-(EhQV5|RgLdE(Ar}DP*I6O=i
z>2cg>#915h(N`p_=KS}zZq2_(;vUF;-+R(frJHN!)w>Qga_2uL#LaBywrME7zJ}$)
zQX%8FA3vv@_&A+g#!vd|#`gOMQabKPy4fkckPMpKxMbtZj}H=rS}qs-Ve>k8=)Lou
z7G;qD)l>7LTZLLKYi`hgzy647<!r}-yG2p4yA`VzeslT2$}+*{;+zg^y{B8Ma(}Pe
zK4npnhJrx<9!8ecYOm%B2wz}as(7g2!11?tzURHKPWm#VM|S$gxx5pfvi|Q{xUXy$
zJ4@|a=CuxAE@a3ETzt#du_AdrKgUaldAaw$uafV*b>TqV$r+X@I=wwj|3Ww4wo>?;
zZ~4O9WJS2r+MJnb+dRUR7j5u=-tQB>?ehlr3)wc73{RER7N`Ax{k3h~75g8bzppXc
zSgLziKzfp8k7Bg|>*ghvO4$a6GUpW3@*h;+{`qcO?((ObQe(bYwn@ymTKsy6*yh9%
z)ngu=|7`mWY<_SwzwB@B7t}kE;~1orAOG0pqXEat0*51Y9wrML-f1yQDe6woEs81A
zcj7u6X!0<^WE0y)!C74^(s?KM_J&#7EiZGDHTLI`xqni_@#AtUpOv+r_I7OY|5x(b
zE^`lu@upnYX}U+RIh!AI%-MNt2IKqY7~kN_?|Jk~e8qPzW1Defb}s*!vNv&GCY6+#
zSQ;Oh9oh9J_W7#kbqkd(%_p9+kr6ES+T7W`Au9Cf{Z(`4U-d8gc)VcELw&RK_fPZX
zzVaV$Opm!<_O5E(!bGKQfwzqV51y7zDy-PAbz_a}n%cCv5jRV`B-rNhAM`KpJJx8v
zH2<SsdT7jcn_2#AmPY&&_0c~+#fRT;?V8W8GRr*FdQ((;QvS-h-Lejz<(Dz%_>4`{
z+#h?M{-V73Om)XB&PC6jt7NHmM9rU^Vd}W$mu2TQA(!m=lQV1`xBP1tTIz9K=6})4
z*Z1da@cI4YOaG34(=YzgcVSGi4_b5eMz!YRLfM&J_pQ$IR%Gvdx9m<){|xW2IJU9?
zqw>H_Wr3^SEeg5qx^myjDfjp0)JE>Sex^WQJK)*3**bI1vsdX(75);XrT=1UNZy5P
z&$@{0yLno+CQ_AuuU@J=a_@~<*ksT4i>ItL-g}sDy2rDs@+8-vmr+Um``1pp@nu<d
z>8G1+$*gf_gJ(M!{d1eEA}b_%(!OLFcgW-Q*`6;IRCcdOeBN;U_@%_0oXLhEao1d@
zgn7<PE%7>~vN$;CnZ(>lMn_*v36XSrdhJWbg&)(d|GFwSby42pKhyepx}L~e8NZrs
z^?1c17o$F@Eo?HqvB}&Cw*sbr(CKd3IZ>ycF(7&3@BZ+POM;ve*D@T@^2<BGm7HZ0
zbm7T?#mO6b*QWW{Tu3qw5nLJ_`@~f9Z0p1gOQoE)zo`w@T)M<;E$bN`?u_MAwC<mn
z^F{8IyO&o-RFIhJ)TdFphN0i4K2DTBvgE0wv(C>pO{bRg8(dhYY<>0pO_cD8Ywnq!
zPDYeHS4x|5##Kb?{z=!ZIodmyoO!o)#|B5ul<C)%<mXS~pQh?*I^ShUW^sp+?@|lZ
z_z<tvPxIbH-qoABSL1%>jnkYir{iWi2H%;{zgNUy_r~<4^FzKZVp@`@zh1ujgwbtr
z#v`{JoFxLJu6Dn=yi3t3{@i`;^||ZbPb>A^%Dd%r<krR0bS7*&>!lp0cZ9{EY;Mly
z?dJcE+MQ~B!ICZBr@_+2{Ke_QY=;XCZ*;D5)HpuooFjao|EtK)6H66So-7I8r=Z1|
zH|IiUDBDfPg{oZ~Uwn5zw%f9+yzF@4+~2cLhncV9>N4K-?&m5ajljKc%l7T^wO%&i
zb4Bi^{WIG=ubh4T;L7T2Clk!Jtx~Vo=jYrUyzM_)U9(hCLF+RE14At%1A`E1TPeP{
zq%=vdEVS>S-(dp*m-qj=ESp4xZZR``4Ou8xwOXsiLSdorp3Jb)+|y+XepbIRTk&Yq
ztjPDX3ok#o`cv~nqDRCY8+%(F`RUv>9fH;CHf)XU-D-GadUJ=ZJKy~^*-K}!<u|*0
zIJulteYyML9}`Uu?4Gb-r?H4e=jIox_N69neI1j1nUC|RJ@=U@aJ!gcq3IRbi@S`g
z#5df%x->a`hSK3+pB|ro++wo}4_UJtzH4}K?83*bdg>Fdi9dRz*_0FMsd)0t@vXD!
z{mf2=Ke!fIt9~u~M#u$GtKu~uULJdLyyf>)r*}F==V#x%vt-}N9x>z1^^)30!{V*4
z>Z4Z2`<a8=-mx$+WC>wb$3-cLTW7q^yKN?N{P_ZhK(m(y>zvJ*Z~s{spBp*tt;%16
zGaDb9b?1Lvx;>U9Dk*1?kmiIbuWb*`OFF-C`3>v09-9KU78+=;+yBGu<?;XjKYaLb
zLU&Q;U9n4Y+oW>+_rwQ8YEQk$tlQM&E`H_o|IZ?}Dlx{<msUQ=`^Wif+2J3%#X@tA
zy*2K)c)u*kGxXnm`HRY5)vtdx`<&7LBjh2cmBHy9`4xv0=WR@pdwlv)lWvE0&-9bg
zOJfYZmpyFaOExUGb@n{YVfndJxwX(Nr{wKL*Y}mr@4Pdcb-0dm-9hIAvvzD&F1sVO
zWQKlY<iY0M#<Tx==GWM5vHt6(eN>kD`k}pdcRqfme&v<kmCxF{Z@%Y~I$RPH&%Cv*
zy?psL{adxWO*2bo&8_=v<hsv^eX7yEJF|RLKOcFMT(S77l<&D~0X9q<OYhv3+8O!g
zg|EJBcthA3o(sNKljr=M5VM2btN&y7+J)v*m^5^Sg0@al4b2z-dGT1++35L)YqHXh
zKJza#vVYkV{4Bolgx0=Wv$lIaS+-V6eClN$*HmGNAd|geJNo(7811{!IrE#m=oK$r
zXUDrNdm;mr)}*E#SSIFa7%w>~ODR3%c+%O)*PnUr37dGUitUZsR&#FAV=p#{|C0Bc
z+5D<-i~1U!>PP=&dy=^G4;(U-%RPHHC9yd4h<?DiBWHC_oSLX}VL_n!WR+QOrw7Jd
zTi%#@Fw;QX&a`GS=V5ibLTCOs)rU(=R6h${UAVA$*4fF|g*-yqgcg>p*yP)M`Fq>x
zv@>Nb-q)|3@@zAH7WVq3RQLSFF|6}*8TX$3`ry;gU0hM25g%iHmsic6!Ck$rXxHm`
zzT%C=Q#OA%AN?V(@C}DO!x<6Tkkdc5=hUU1IGBHBO5<&fmv0$<nHnuVW#I3>He%~C
z@3Tj4?G9yrKl9lQfy=KGraDh}eAW7?#p79Cem1uk&Rc$9ANM!kKkjCk(KplW9vfSC
zd_9zzdiCL!QzoaMF&x=5KVV&(|N963b1uoPj|u<wqDpFYOXQlzwPzM>$)26Ich@V%
z;;%f<U-!Bt{8bG7vFJm@Zvi=vc>OC{nu|Wnd6O)*l(W3kCn&X{=(wcS6X}OPmwb<K
zUA~L|?&=pRCykq5%t`w6GyUO0{;gLxDt3k))hutSzp3f4@_Bn`P1f%YexBPdMtl8!
z>*PM=y*b~`Z%xbf@2WC-$rp8gI=4JJ?LI3*)b`u_>J%-Ni&uJouiG}^@an*Sf>v|f
z>Y3(rK4sl6_H+Ncg@;q5%>Q*W+}f(VOmBzsO8=c|a_6RgRNQ6H^YFpf%r9@XODyJj
zd&Puuh?W}8k<7nn`{KBWoLD%!&V_Z7%ULUw7cQS~`+F*P?&=1sH?so2e|Iwcb$ZbR
ztFzok8$4n)bmk@}UELylMk{P@hS-PeFBUG@c!Y5(-@b6YsmZQq6=Jlj{u~S`@|`H$
z*MEU|y63BmZ3}*M|GCfpqVU$rx52!et3OPC(fFzJdG8YTyO|e{+*exj;IsC!=gzBE
zyz7uGel+p@MPbu+@1xZb&ocHbY&7IG?QM6wIw$aE?sw%-_ZR=BoPBVpWtMw?b;$86
zdeK4KeRpt_8nG$n_OgAvp}N$u<a_X!=JO8I%bs1y-SJLi&NpVR*P2hXpS`LqQZ~7+
zu*`cJr|!SE)-yD|sK;EA3@*?ME>}?TVF|eKK)|)yX}k0J*PUUTY%b>hRQ@6$bcF5r
zhwfkes6}IOujY%rYzz!L*ccf2P-_ppiaf?0Z0<iJaw@_MEnJ-x6ciK;jV#STw1Qcp
z!LPS*&+lcQzkgGy`szbF|K$~#>d!K^JYlpv!f9kYM}cQ8>!E4;&+SS{ZG30@*0E9l
z!|$XjyKAqin3lCVOq=bx^~mb<Uz0C*PO>ap`GYYa;I5y1-xt?{gw*XPD^2Q`Z9JM+
z(B$T0-Yw;J$uh*ea<5fT`|ZPSlGnu!-Mh=W+ec-w@$ZS%y~}j|7#J^(O`Mp#D(uG!
zewLKaZ5c;j)?eV%F8J|V$@oQ4($nRwI_$0AVvbk$dq1!|o8)kT<>an!E%n__TCN&*
z*3CFvzC$!G;lhy}OK!9l%(i?kqb=27$LMDesFwHRl!cwr@|hQdQ}l0L*H~xC{3ZXm
z6Tg68<v~`R>bDoq`pQHe(BYOZGPRzXeU$69wB7atWv?fdPd7`l%#2A@Y>Yp;G}P%j
z|4LUKv0b^Rz6hLGI5%Tqq0j8{NmG|7JDjfER-H95C*irpYljK<gkP%U?%Ay_Fr~rt
zgpPL-^Xh7!30gM}PItajxys<#d<h-}?~PyW&xti$UL+ZOWy+!i-&=t>rImWl!gm^;
zi2t~e*Sd7FrQMm0yYgz4ck9mG{Nk2Vl*{%blRW<K{<iu>(USIUimk4KJ5}8p&szPs
zt9kO)-q*}tau+^bdikIvFk|7nTT?R=_}1}0xcxZs)2Cx+O!m$$HK=|5_hwq3;dC8t
z*=iTJM`7|kK`O7SS$uSSEPu#M{L7cJ^F#kHMc1dk%iXUxF7-Y6{n%FFJw4y^XRYlx
zyd%T7TEcYxQRXB2Q;b$??rNx9?_zBHY~SghcOJ9!OSC??cv0oZ&)Y|9%vI+qP1w4G
z?bIsQ7sU)mq^2I<p{`?`e)-AItmCY|A1ry=Xuf><yKC&xky;Zw7<MM9FFwOw9g?BB
ze5%}=gCaLyyf^)nqunsM=Nq@*rvJYdO#RC7DB!E(*6HUHCInvICf%^)!Kaf?6K_W?
z;q|-vMRdgpwx&?;kPN4``v=-Bzc}T|S@B7Ke50|V;Ld#Rf-auKSBb0%fAS>`?Rw1e
zO+m!r<C<l6+>d_M`TH`_^sT7h1?IhHw|VM?eBP#Tu)0&{muj4Bt@2dsx{d<A{1<|j
zIhzFA9LmepRvz^D?Q^{IjKKc$+n-ceXif{0i|t6svYhaBm5;y%&Pf8fi}&1qr=@VH
ze`y=@?gMdCZnnJctF{W0liMz|S+-Rpxm>_L_FH4}iKfjy|5~g)r=~uAWcs@NY<>By
zl}|eZ4A0KJw(*$vUd_zy+xwb2*rQ)@t_e9G?II?8E@S1V%`&CYAGU0pSd$c^rP#*u
z@jUyM!_0QI`VsF+c=}B)MFeJ?dh_rJ^99zWUBN4qLl4I!`CL(-(h%gYF?oNGk+}3B
zQ-_%*FW<0i`zq9-Yx%q5?sn#y&G(F>{=aWz?{`@`MNEV(GiR>AGKc#gyiX|~by?-6
zny4H8TKDn0xBm{hGDK~Cr{O=7z1{s>*VUeHn>y|VZ&k2~-Do%Y(em1@Z}`&uGLLVo
zXPCgT@12Zykn8lqbsg{L2y^eblK)dLIcDSip8|4sF66Dyo;AJIEb!`tfd3OX9y<Ma
zn;2IYy0x@!tHO3i_XWM5jCJ`7|DJzvh~t2K8S^&HHzhxuraj?Ny!HF%7yq}_Jxeng
zswXX9H2=w*DO<|iTP0VR1%*vrbGwFR*YV9aGZ=Li9zAWN@ovdNg-_KP{xj6`6GE;u
zDwVma|40&#h%}dteQ@jIVGboP!z=f7*9g6v-g-Rg?B!oqh1ZKt3G>+8b?=||d8NzN
zS*${$O~;q)Jv?z^aI?U<&-T5dEA7%4-c9s4$R55hO!(XE+ElSLmsPLIn=U1V7%KAb
zDVkWltbOi;*%$WQ?MxHuR2BSR>|PXIeC3L-&DpcZYV1FIcji7+DN&1F^rZgE%g5E6
z&W+dpzyD=oDsqJXe}2;O{p~YN^}-_EPW?E-sCI!hbY)g)?uY(^v1ecMGkJWf_{`QE
zDkpCn|A%2pk8;SRX`Z`xm(|MTrA*)!eASyAtt@2u$}r)@L&Y0n8%~|xD*Qo7cg0=4
z&-QI@wU1YSShUmVIFB>)?#fD*eFpO<o>*tJMWE^06?T_nCbL)Cn;ARoGW#QG?8h2!
zeO~Pi-z=B@lvv4orwoe3LO&JdZVsEEt@VfNa$WztO&R|0XZI~@{y9Nzk3sPEi|zFi
zxfX1k73JzGkBuY^kII$mhp!0lRSxjJ$N6>fR%My9`y_5JDtw?U&#b5rd9L3(W`f_*
z%bttEq;J2Qv&`v8!|I^9k_Gw?ByWECAHnqdvR#(<_U^u~-fvFWr91X|*-BRAg+E&K
zkd2GEb}PT`p%|gc*s}{SeLQts9krrcdA~nNkcoj|Eeit!Xm$W;NIAYJB~dS{I6tp<
zN^bUT1A*iBzX!`SI&ystessk5Uh2sk%#m)n+a-GvpG5R-y*Ww!<g&<<<?~gRA9*Vj
zmCSPO@4Nct`_I?yVJQ9T6l19O(0Fh99+yc5w`Lz&+&S~doKS1OZ97A5A7}rdc0D=!
z0iVqeKQ1TvbyE%<Yl{qYSi#7sC^o~~Vsmx4`_>s7ncf+Q=gz$+n;CFy!N#pq-a5u-
z_Wt#*h@Y&~{O|yO+jYAmmAvs;T=Q1H@@s#*Qu@GkS01aCtM@qwWnbNK%wV+z58H#@
z<*&Zkp6%Q9MqTa9#Gvcz)edBPao#<2V|$R&L$kFj*M#nS`|BIWw8AUCb2o2tF}Zy6
z&W`CR5fgNM1zeB%2{2xhKPDWg-ShsyFI5Rv^>o!TuYQB&E~=+qIjxOJy`gz3S0~#&
zY;nuB)oXtV_T31asXi}RyL;|6&C~N)93Mn2%T~V~vaWfB3g>an#gT`MQ(kAC_c7f2
zGR^u)@d8EZ$F~owIUJt&$6i{ga)a3=+m(CwTfCOcx_`+30WY^=7XP{r^2Z&G0(y?*
zM=ZSLvGsWN+SgM|9&GpWUv%Nd=?hH-dnPV9sJ=K`>sLt3Jg%e9onQaS(Xf-}%1>Lq
z&0b8$mG#WbS<6-P3K;)R{d%x#%~#K<dUBJQ_BS)va>Zr6T6@a<N9bLR>-LS?xyoOJ
zPj&vPI#KAmcTvH`TF*7FjE>6Ousty+dCJW1ueM)ay8iF^?!We^Nl4b=;+`K23=BsY
z85l%S+e*-$c1B80Zr{NyaA*5hm+iKI*%nhS99uqNR+7P%CAMGGRH93#ah&v6E%d+E
z+-`~AN7tydwwcpYH+(-VvB6$Q<h=jvoV`)vA6muk{$$L${%pf$F}~>zEzO;3e`e^3
zi<Jf>w(MH9DriZ@GVT9AY9^k&oxOLu>&D76<-WmOi86}43w}&KnDO4~fCj_8T7@0V
z`xq|pZg?ubj`!)3@b0YbE4F>xvf{Ukv(mO7KR(~sHUGgbOG$05E$%9pgSgm~RC)jX
zw%?<~wL-Wsp(H5!>bxc2((hfk7ri*fvO6Z%a)los&yJ_}8rIEUp4VMbH0$0WUOu-4
z6MQtcyu29u!22UNYET9ADQUHEFfiN`U|<kL4Jy6jjKqS}so~KD(&3WVE~b9X-l{Dt
z`%|fX*@`Jm3q3cas265P?}}QhBk1`$Yv~ccO!4D^$$^h8HeNQH(#^?w=>pS2aW#K~
z+Qbtdu1!i=CVt4|F!$4ml4(19DihlzHT>uLyfpYQzqm|w?Mdg^g<JlApZovM_RsT+
z%luz1ys-aX0=szC>b+alKb?K|xH3I8bMI_@{aiiS=vyz|otmwF{rtRlb0cn^5ns+_
zT$x;Is{g?4UrG7m>R%h*eYCY!UKsE~?~nW~*`xChRcq?CJF(YIn%4ADT&q<p@WC_d
z_4j@5vHk!0UvQe9bnao@?OE+>mql-SR>HB-<#fi5)7sv9O}Sb!Wf`ZNO`G0VUdplA
z<>t)khci1iq@2~;X}UY-YVT1Imzi1{8ZtX75BFWwiuRKdnYLwVPq0^H$L13G)9GRj
zOKmF;sIpbvGv?NM<+**IT(gR|=XGW;=TqUUZx@>yGh1D*)jgP^Xu9F)&GZRrD;1`)
zT8XTaNuJ<nYH!k?<iUA(Ul`japYIwc-!urCrAhT=PFcGteBHkbFD^`w-&K*4$iqC>
zyufW`u%>nK+gD9&k9k<kue(i1Zt%bE)^v#F@}7yWm}ULmB+OFh?&Yar@qXyqFP6QH
zZ~I1;c%w$64Z_Fw3a~goEZZWfV0UUuVz0=PnYaA+PieER;ID|hu~ejnr@j5b+_>W%
zl00_jrmub?xAxZ8O&3lbjLmWByQVdDVWUn>(gn>IyDl27HK_?Io6|1o^UeCu;!Phk
z*S8hFT^x4N?6#XN_x!Y%j3QevKFo{bTxaqAjeKKl58opl@wb;A{jqqHcGE%KvySJR
zfmp!0kO}h|&TqK*_El1f%(95G2{T`RUL24xQ$hcX_{Ew74c$u<4SIK)8Tww7P1_wR
z-z<6Tl!e%m%NxQ&Rz5tn(d3QrjgJPce|Mbtx8rVR@C?zG5C<hj_6VL%zf>8!)0<*4
zcJm(2jMhDWOybVr8BgZ!D!lRO1<##s*{7!OMe@(^+%Zq!nq+yRq-Iymt_!CRJa6(*
z<o^CyboH*Zs~Ki%cXhv>!kWCney@Y%lwY$q&hOEjROr2RTk!gsVy#A(YYxmVV$pH?
z-D0lGDw=aA>hlJUMROZ>CMfMVx%!~Xgq0sRh_?&>teJ4oh3}(_SiA7d1}kaVXTNTV
zNcpUu#(rCy)pwayx8LEsPct<)%#14SG2-L0IG=d)!$W4fC$)21#mes%M28(+BQK;C
zS->>M#{Jfx8wc`UNGRFyT2(yx@bB0T6AK+iej{G@4U_j|Y-GudNbsEUhh@@+6OT-9
z$Ie*)D7A3P%C)ByuCZIn9Qnm6|4AaGqC+#oqvc1zhijW=J!RRU6ZU?K_EeUdK##L*
zt*Xm7PnO<VJFD}cOtR<YjIAz-*=JdFHs5HvYa}jQFz2Y$+}2Y$OuK?^&2MmDQlh}8
z9&se|>f{ZF9;NL)ynBw5zr^$K<du2SZ!Ky%T|XpUc@W5ULhPHahzxJoZ-&+1QsqSo
zQ_iv*bNKyA5IeYw;j(MugAn-zjhF2nu$k2y;LZ7!a4qm5PcTbH#)lcl7w7WIi6`9e
zG5F&mzu@6!JB>$Q)_1)8ohId3G3n@1i`9q2k5)S_wCKKE`r{VE!@!@Vja}81m#k`%
z8wzB%cQjOU+bGKJ^Sm%!H~m$CpVC6_htVynPnTs&q;cynUe57ex6|#x?H{|8tUb3W
zb$R~aOYFMCz_ZVr&3ePB{z<Y0^B&B6{dT%oUh?VO@Q;?^XAfRx@z?wRZ^i9rigm)b
zmm2PHh;Z8_xhTK=y`Wj+E7LE3{%;ogz>|1UOh~dqEPj^Pj7_giySeVG>x3PW-aE5Z
zUSOKhoTJNbZhH14I)tgNBl!8*SyP+3H%06a+I(&z=MTX|<!?2&*P32TmbOhiEqceR
z^-yty*3L(*wNJ0T(XjECFwL4~9bYcJZeu|4hC_=#9BL@7nRck#LQ;3<z34VJdo`VV
znQ~dT+-E(M;dJ(C?AG5~W-Qs}A-FF7$9Z`XE64dtUyL5^e=q#YW}*M3aE`x{3$0&f
zx5zEAs_na=-Ewa>w`Re=N76M#5(+NPI|J-gSSRtjUM+Yr%|4MsH1W0MyH|X__--w%
zS1+0QZ_Wjyz3scL{O+rKS^nsKf6MPbyplztA7cgM9iAt?v|0AZ+emPKjGD_Sx#qs_
z2fn87e0*OhYN5W+tfl;ywdO7~=h*A^LgcUPLfus#BIFi+TRW%fC+G4f%vML8v_Jel
zy}sBv;{Dp`^?&_c8@=@xr;2W?`?}nlYrRC*^#46d2UBONSg5Z%^;p;EB!{T?;k~|-
zG>xS9+Q%Gyu&vHA=jE@h=J8Lb9n#wK_fY)({zXeWnjG7T12YR^_I_oX$X5|t5vqRp
zg~Aid9YP$X-N)5sV)lRNU!Hu)@rSb&2fIuRuf-0l6A#4S|Gj-$;gh1Q3lrZuR<DwE
z^AFyB{!7y3qT?H83jy11zD1J-?=ybl+Ee13vtWvnxG~R>=oCY(uu^IDX<kJ&oUH2C
zbPg!qSf(82P*jt;M0cMEBj5JNX0m}1CqFiM*Y7#R$alMDcHfHWPby@e+QjW(5NA8z
z*Kc`LI=*rLUe#T4$1gWc+PHA`3O(k8iT7?*%~MJJ)e}+aw3K_<9GlHM>(Y$<OJ*u}
z>#Vn%r9Nv-k>08AO={kgx)nLHjqc59Qdo5I(DO(0q}Ds|*_g)ti)muc5oOJrb6n%6
z)xJ;b>gGp%*mwEt(x+2%=RZ5TGP-V7|D%;+w@%vc6|H!E>1uiD#NVsU*B5wRy!yj)
z`-5+Hn0lXmiVQt&a)f*8?daP#mTbI}_atTApC9?VgF{Zfl?;BVS-!YDDL1q9@xepR
zNmVxG>Z_6twk>mh_pWEwmbMu#dDE9QUB3Nh+xd0nnL4Z5GFT*kDkh3%nk@Vj{_AC?
zlv~s`>q~~Ap-1N4S)j63Exh{pnRl;NZ4hKMJtcd=fU82oH@Jyu|H8~C^{7pjz~iQi
zgBchY`WP4(1kjo+nR&@Y+$YbRJ>%V9?y2M1Q+`^%>-!mRJ+HIAXSF@g6rMh*ukWpE
zbj8@*C`iLk_mt0>lWV+mPM$fxd6Sop*SQlq-k}C2;RXQ)%t;D|*m?siBrau4;ATK|
zz$N9rS@{eM467Khw3#aNN;0@Vq@@WaCL}ya5XhS)_O;~Go!lUYc`O3m%!O%jMS%sW
z^Xih~Jkx3dvx4g4y5g$hy1se#2k`sfEw+2!?Ej)AbB>Mty25kc&zx-c;bFYj<D+zD
z2QLewn?l?rj--bMb_Zrp<y|yk;z3c5-_2VY83Mc+nM9aDeI@KGsTdd-7#JBC7?w1G
zSkQG<=$g=1@_>{=G;L+XSl5HD8GRWALUSn#s^-*`G<41A^I{0i54lh@L)-4?`q3wi
zK>9&=Nh1pnihjMKltgsR=)<ZYjUc?FQC<*Lb44DyUi6+SNFOA~I3!T?#>4up=q8|d
zR1hY3OQD(onIOza$w4;)y#Wt00)&?|mPw-+0cp;oYe&yaAgvHTXsV!U2W2gE-RL<1
zq#J~nG_FF^T@1<>0p6@^AZcy}Zibai3=AHs3=Db<t|n1NmiaEu`MDOU9!{B-`h^}<
e`B~}ukw&3WX(71=enoky`st>T`H5~m2DSiT5wWHK

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl b/tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl
new file mode 100644
index 0000000..19fed3a
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl
@@ -0,0 +1,132 @@
+# 
+# Synthesis run script generated by Vivado
+# 
+
+set TIME_start [clock seconds] 
+namespace eval ::optrace {
+  variable script "/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/anti_rebond.tcl"
+  variable category "vivado_synth"
+}
+
+# Try to connect to running dispatch if we haven't done so already.
+# This code assumes that the Tcl interpreter is not using threads,
+# since the ::dispatch::connected variable isn't mutex protected.
+if {![info exists ::dispatch::connected]} {
+  namespace eval ::dispatch {
+    variable connected false
+    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
+      set result "true"
+      if {[catch {
+        if {[lsearch -exact [package names] DispatchTcl] < 0} {
+          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
+        }
+        if {$result eq "false"} {
+          puts "WARNING: Could not load dispatch client library"
+        }
+        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
+        if { $connect_id eq "" } {
+          puts "WARNING: Could not initialize dispatch client"
+        } else {
+          puts "INFO: Dispatch client connection id - $connect_id"
+          set connected true
+        }
+      } catch_res]} {
+        puts "WARNING: failed to connect to dispatch server - $catch_res"
+      }
+    }
+  }
+}
+if {$::dispatch::connected} {
+  # Remove the dummy proc if it exists.
+  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
+    rename ::OPTRACE ""
+  }
+  proc ::OPTRACE { task action {tags {} } } {
+    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
+  }
+  # dispatch is generic. We specifically want to attach logging.
+  ::vitis_log::connect_client
+} else {
+  # Add dummy proc if it doesn't exist.
+  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
+    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
+        # Do nothing
+    }
+  }
+}
+
+proc create_report { reportName command } {
+  set status "."
+  append status $reportName ".fail"
+  if { [file exists $status] } {
+    eval file delete [glob $status]
+  }
+  send_msg_id runtcl-4 info "Executing : $command"
+  set retval [eval catch { $command } msg]
+  if { $retval != 0 } {
+    set fp [open $status w]
+    close $fp
+    send_msg_id runtcl-5 warning "$msg"
+  }
+}
+OPTRACE "synth_1" START { ROLLUP_AUTO }
+set_param chipscope.maxJobs 1
+set_param checkpoint.writeSynthRtdsInDcp 1
+set_param xicom.use_bs_reader 1
+set_param synth.incrementalSynthesisCache ./.Xil/Vivado-421777-b04p9/incrSyn
+set_msg_config -id {Synth 8-256} -limit 10000
+set_msg_config -id {Synth 8-638} -limit 10000
+OPTRACE "Creating in-memory project" START { }
+create_project -in_memory -part xc7a35tcpg236-1
+
+set_param project.singleFileAddWarning.threshold 0
+set_param project.compositeFile.enableAutoGeneration 0
+set_param synth.vivado.isSynthRun true
+set_property webtalk.parent_dir /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.cache/wt [current_project]
+set_property parent.project_path /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.xpr [current_project]
+set_property default_lib xil_defaultlib [current_project]
+set_property target_language VHDL [current_project]
+set_property ip_output_repo /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.cache/ip [current_project]
+set_property ip_cache_permissions {read write} [current_project]
+OPTRACE "Creating in-memory project" END { }
+OPTRACE "Adding files" START { }
+read_vhdl -library xil_defaultlib {
+  /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd
+  /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd
+  /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/fpde.vhd
+  /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/fpd.vhd
+}
+OPTRACE "Adding files" END { }
+# Mark all dcp files as not used in implementation to prevent them from being
+# stitched into the results of this synthesis run. Any black boxes in the
+# design are intentionally left as such for best results. Dcp files will be
+# stitched into the design at a later time, either when this synthesis run is
+# opened, or when it is stitched into a dependent implementation run.
+foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
+  set_property used_in_implementation false $dcp
+}
+read_xdc /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc
+set_property used_in_implementation false [get_files /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
+
+set_param ips.enableIPCacheLiteLoad 1
+close [open __synthesis_is_running__ w]
+
+OPTRACE "synth_design" START { }
+synth_design -top anti_rebond -part xc7a35tcpg236-1
+OPTRACE "synth_design" END { }
+if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
+ send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
+}
+
+
+OPTRACE "write_checkpoint" START { CHECKPOINT }
+# disable binary constraint mode for synth run checkpoints
+set_param constraints.enableBinaryConstraints false
+write_checkpoint -force -noxdef anti_rebond.dcp
+OPTRACE "write_checkpoint" END { }
+OPTRACE "synth reports" START { REPORT }
+create_report "synth_1_synth_report_utilization_0" "report_utilization -file anti_rebond_utilization_synth.rpt -pb anti_rebond_utilization_synth.pb"
+OPTRACE "synth reports" END { }
+file delete __synthesis_is_running__
+close [open __synthesis_is_complete__ w]
+OPTRACE "synth_1" END { }
diff --git a/tp5_n/tp5_n.runs/synth_1/anti_rebond.vds b/tp5_n/tp5_n.runs/synth_1/anti_rebond.vds
new file mode 100644
index 0000000..93452fd
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/anti_rebond.vds
@@ -0,0 +1,296 @@
+#-----------------------------------------------------------
+# Vivado v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:16:17 2025
+# Process ID: 497770
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1
+# Command line: vivado -log anti_rebond.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source anti_rebond.tcl
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/anti_rebond.vds
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/vivado.jou
+#-----------------------------------------------------------
+source anti_rebond.tcl -notrace
+Command: synth_design -top anti_rebond -part xc7a35tcpg236-1
+Starting synth_design
+Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
+INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
+INFO: [Device 21-403] Loading part xc7a35tcpg236-1
+INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
+INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
+INFO: [Synth 8-7075] Helper process launched with PID 497841
+---------------------------------------------------------------------------------
+Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2448.441 ; gain = 0.000 ; free physical = 578 ; free virtual = 7792
+---------------------------------------------------------------------------------
+INFO: [Synth 8-638] synthesizing module 'anti_rebond' [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd:43]
+INFO: [Synth 8-256] done synthesizing module 'anti_rebond' (1#1) [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd:43]
+---------------------------------------------------------------------------------
+Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2448.441 ; gain = 0.000 ; free physical = 220 ; free virtual = 6899
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Handling Custom Attributes
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2448.441 ; gain = 0.000 ; free physical = 203 ; free virtual = 6883
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2448.441 ; gain = 0.000 ; free physical = 203 ; free virtual = 6883
+---------------------------------------------------------------------------------
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.441 ; gain = 0.000 ; free physical = 198 ; free virtual = 6877
+INFO: [Project 1-570] Preparing netlist for logic optimization
+
+Processing XDC Constraints
+Initializing timing engine
+Parsing XDC File [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
+WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:12]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:12]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:13]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:13]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:14]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:14]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:15]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:15]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:16]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:16]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:17]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:17]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:18]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:18]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:19]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:19]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:20]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:20]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:21]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:21]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:22]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:22]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:23]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:23]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:24]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:24]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:25]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:25]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:26]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:26]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:27]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:27]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:47]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:47]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:48]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:48]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:49]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:49]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:50]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:50]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:111]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:111]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:112]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:112]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:113]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:113]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:115]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:115]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:116]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:116]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:117]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:117]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:118]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:118]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:119]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:119]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:120]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:120]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+Finished Parsing XDC File [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
+INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/anti_rebond_propImpl.xdc].
+Resolution: To avoid this warning, move constraints listed in [.Xil/anti_rebond_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
+Completed Processing XDC Constraints
+
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.309 ; gain = 0.000 ; free physical = 921 ; free virtual = 7610
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.309 ; gain = 0.000 ; free physical = 919 ; free virtual = 7609
+---------------------------------------------------------------------------------
+Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 984 ; free virtual = 7674
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Loading Part and Timing Information
+---------------------------------------------------------------------------------
+Loading part: xc7a35tcpg236-1
+---------------------------------------------------------------------------------
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 987 ; free virtual = 7676
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Applying 'set_property' XDC Constraints
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 987 ; free virtual = 7676
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 975 ; free virtual = 7666
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start RTL Component Statistics 
+---------------------------------------------------------------------------------
+Detailed RTL Component Info : 
++---Registers : 
+	                6 Bit    Registers := 1     
+	                1 Bit    Registers := 1     
+---------------------------------------------------------------------------------
+Finished RTL Component Statistics 
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Part Resource Summary
+---------------------------------------------------------------------------------
+Part Resources:
+DSPs: 90 (col length:60)
+BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
+---------------------------------------------------------------------------------
+Finished Part Resource Summary
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Cross Boundary and Area Optimization
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 963 ; free virtual = 7657
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Applying XDC Timing Constraints
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 845 ; free virtual = 7537
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Timing Optimization
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 845 ; free virtual = 7537
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Technology Mapping
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 836 ; free virtual = 7528
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Flattening Before IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Flattening Before IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Final Netlist Cleanup
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Final Netlist Cleanup
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Instances
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Rebuilding User Hierarchy
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Ports
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Handling Custom Attributes
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Nets
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Writing Synthesis Report
+---------------------------------------------------------------------------------
+
+Report BlackBoxes: 
++-+--------------+----------+
+| |BlackBox name |Instances |
++-+--------------+----------+
++-+--------------+----------+
+
+Report Cell Usage: 
++------+-----+------+
+|      |Cell |Count |
++------+-----+------+
+|1     |BUFG |     1|
+|2     |LUT3 |     4|
+|3     |FDRE |     7|
+|4     |IBUF |     3|
+|5     |OBUF |     1|
++------+-----+------+
+---------------------------------------------------------------------------------
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 831 ; free virtual = 7526
+---------------------------------------------------------------------------------
+Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2496.309 ; gain = 0.000 ; free physical = 885 ; free virtual = 7580
+Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2496.309 ; gain = 47.867 ; free physical = 883 ; free virtual = 7578
+INFO: [Project 1-571] Translating synthesized netlist
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.309 ; gain = 0.000 ; free physical = 879 ; free virtual = 7574
+INFO: [Project 1-570] Preparing netlist for logic optimization
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.309 ; gain = 0.000 ; free physical = 913 ; free virtual = 7608
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+Synth Design complete, checksum: dc892547
+INFO: [Common 17-83] Releasing license: Synthesis
+15 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
+synth_design completed successfully
+synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2496.309 ; gain = 48.023 ; free physical = 1065 ; free virtual = 7760
+INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
+INFO: [Common 17-1381] The checkpoint '/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/anti_rebond.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_utilization -file anti_rebond_utilization_synth.rpt -pb anti_rebond_utilization_synth.pb
+INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 16:16:41 2025...
diff --git a/tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.pb b/tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.pb
new file mode 100644
index 0000000000000000000000000000000000000000..dd8c36659fc8375eca6c825386eb31c600af0549
GIT binary patch
literal 276
zcmd;LGcqtT)H9sKtPxzAo10ivsgR$hP+F3ilUbEml9`_e;%28-Dioy_=a&{Grxxp-
z<zZlW;4qh$p+U+0Dev4Hoi=ZU7#JKJ_6jpJEOKiVIqH{V(<{lqz`$@<l7T_YZK)K9
zy;h!qp~2y=JOjfOr=tp4O@$6;RYBr&)fgB&oSv$I*u6#|@~#mB!xpEd#vt}u3kHS;
z`@a?p3=B?3Eg2X*941+DIEA{oJBI}MoV5cfnQPC$u)yJ|J&66*1w`(31&Oq}f!Mv?
qAo4DVbXe*GVt?}Cbq@(}HHvrkaP;$Y^;sJT68#$pvgl|Khz$TZeo4mw

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.rpt b/tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.rpt
new file mode 100644
index 0000000..c007b80
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/anti_rebond_utilization_synth.rpt
@@ -0,0 +1,175 @@
+Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
+-----------------------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
+| Date         : Tue Apr 22 16:16:41 2025
+| Host         : b04p9 running 64-bit Ubuntu 22.04.5 LTS
+| Command      : report_utilization -file anti_rebond_utilization_synth.rpt -pb anti_rebond_utilization_synth.pb
+| Design       : anti_rebond
+| Device       : 7a35tcpg236-1
+| Design State : Synthesized
+-----------------------------------------------------------------------------------------------------------------
+
+Utilization Design Information
+
+Table of Contents
+-----------------
+1. Slice Logic
+1.1 Summary of Registers by Type
+2. Memory
+3. DSP
+4. IO and GT Specific
+5. Clocking
+6. Specific Feature
+7. Primitives
+8. Black Boxes
+9. Instantiated Netlists
+
+1. Slice Logic
+--------------
+
++-------------------------+------+-------+------------+-----------+-------+
+|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
++-------------------------+------+-------+------------+-----------+-------+
+| Slice LUTs*             |    3 |     0 |          0 |     20800 |  0.01 |
+|   LUT as Logic          |    3 |     0 |          0 |     20800 |  0.01 |
+|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
+| Slice Registers         |    7 |     0 |          0 |     41600 |  0.02 |
+|   Register as Flip Flop |    7 |     0 |          0 |     41600 |  0.02 |
+|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
+| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
+| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
++-------------------------+------+-------+------------+-----------+-------+
+* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
+
+
+1.1 Summary of Registers by Type
+--------------------------------
+
++-------+--------------+-------------+--------------+
+| Total | Clock Enable | Synchronous | Asynchronous |
++-------+--------------+-------------+--------------+
+| 0     |            _ |           - |            - |
+| 0     |            _ |           - |          Set |
+| 0     |            _ |           - |        Reset |
+| 0     |            _ |         Set |            - |
+| 0     |            _ |       Reset |            - |
+| 0     |          Yes |           - |            - |
+| 0     |          Yes |           - |          Set |
+| 0     |          Yes |           - |        Reset |
+| 0     |          Yes |         Set |            - |
+| 7     |          Yes |       Reset |            - |
++-------+--------------+-------------+--------------+
+
+
+2. Memory
+---------
+
++----------------+------+-------+------------+-----------+-------+
+|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
++----------------+------+-------+------------+-----------+-------+
+| Block RAM Tile |    0 |     0 |          0 |        50 |  0.00 |
+|   RAMB36/FIFO* |    0 |     0 |          0 |        50 |  0.00 |
+|   RAMB18       |    0 |     0 |          0 |       100 |  0.00 |
++----------------+------+-------+------------+-----------+-------+
+* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
+
+
+3. DSP
+------
+
++-----------+------+-------+------------+-----------+-------+
+| Site Type | Used | Fixed | Prohibited | Available | Util% |
++-----------+------+-------+------------+-----------+-------+
+| DSPs      |    0 |     0 |          0 |        90 |  0.00 |
++-----------+------+-------+------------+-----------+-------+
+
+
+4. IO and GT Specific
+---------------------
+
++-----------------------------+------+-------+------------+-----------+-------+
+|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
++-----------------------------+------+-------+------------+-----------+-------+
+| Bonded IOB                  |    4 |     0 |          0 |       106 |  3.77 |
+| Bonded IPADs                |    0 |     0 |          0 |        10 |  0.00 |
+| Bonded OPADs                |    0 |     0 |          0 |         4 |  0.00 |
+| PHY_CONTROL                 |    0 |     0 |          0 |         5 |  0.00 |
+| PHASER_REF                  |    0 |     0 |          0 |         5 |  0.00 |
+| OUT_FIFO                    |    0 |     0 |          0 |        20 |  0.00 |
+| IN_FIFO                     |    0 |     0 |          0 |        20 |  0.00 |
+| IDELAYCTRL                  |    0 |     0 |          0 |         5 |  0.00 |
+| IBUFDS                      |    0 |     0 |          0 |       104 |  0.00 |
+| GTPE2_CHANNEL               |    0 |     0 |          0 |         2 |  0.00 |
+| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        20 |  0.00 |
+| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        20 |  0.00 |
+| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       250 |  0.00 |
+| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
+| ILOGIC                      |    0 |     0 |          0 |       106 |  0.00 |
+| OLOGIC                      |    0 |     0 |          0 |       106 |  0.00 |
++-----------------------------+------+-------+------------+-----------+-------+
+
+
+5. Clocking
+-----------
+
++------------+------+-------+------------+-----------+-------+
+|  Site Type | Used | Fixed | Prohibited | Available | Util% |
++------------+------+-------+------------+-----------+-------+
+| BUFGCTRL   |    1 |     0 |          0 |        32 |  3.13 |
+| BUFIO      |    0 |     0 |          0 |        20 |  0.00 |
+| MMCME2_ADV |    0 |     0 |          0 |         5 |  0.00 |
+| PLLE2_ADV  |    0 |     0 |          0 |         5 |  0.00 |
+| BUFMRCE    |    0 |     0 |          0 |        10 |  0.00 |
+| BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
+| BUFR       |    0 |     0 |          0 |        20 |  0.00 |
++------------+------+-------+------------+-----------+-------+
+
+
+6. Specific Feature
+-------------------
+
++-------------+------+-------+------------+-----------+-------+
+|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
++-------------+------+-------+------------+-----------+-------+
+| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
+| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
+| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
+| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
+| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
+| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
+| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
+| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
+| XADC        |    0 |     0 |          0 |         1 |  0.00 |
++-------------+------+-------+------------+-----------+-------+
+
+
+7. Primitives
+-------------
+
++----------+------+---------------------+
+| Ref Name | Used | Functional Category |
++----------+------+---------------------+
+| FDRE     |    7 |        Flop & Latch |
+| LUT3     |    4 |                 LUT |
+| IBUF     |    3 |                  IO |
+| OBUF     |    1 |                  IO |
+| BUFG     |    1 |               Clock |
++----------+------+---------------------+
+
+
+8. Black Boxes
+--------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
+9. Instantiated Netlists
+------------------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
diff --git a/tp5_n/tp5_n.runs/synth_1/gen_run.xml b/tp5_n/tp5_n.runs/synth_1/gen_run.xml
new file mode 100644
index 0000000..573f360
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/gen_run.xml
@@ -0,0 +1,69 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1745331375">
+  <File Type="VDS-TIMING-PB" Name="anti_rebond_timing_summary_synth.pb"/>
+  <File Type="VDS-TIMINGSUMMARY" Name="anti_rebond_timing_summary_synth.rpt"/>
+  <File Type="RDS-DCP" Name="anti_rebond.dcp"/>
+  <File Type="RDS-UTIL-PB" Name="anti_rebond_utilization_synth.pb"/>
+  <File Type="RDS-UTIL" Name="anti_rebond_utilization_synth.rpt"/>
+  <File Type="RDS-PROPCONSTRS" Name="anti_rebond_drc_synth.rpt"/>
+  <File Type="RDS-RDS" Name="anti_rebond.vds"/>
+  <File Type="REPORTS-TCL" Name="anti_rebond_reports.tcl"/>
+  <File Type="PA-TCL" Name="anti_rebond.tcl"/>
+  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
+    <Filter Type="Srcs"/>
+    <File Path="$PSRCDIR/sources_1/new/digi_code.vhd">
+      <FileInfo>
+        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/HD/hardware_design/tp5/tp5.srcs/sources_1/new/digi_code.vhd"/>
+        <Attr Name="ImportTime" Val="1745321700"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PSRCDIR/sources_1/new/anti_rebond.vhd">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PSRCDIR/sources_1/new/fpde.vhd">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PSRCDIR/sources_1/new/fpd.vhd">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="DesignMode" Val="RTL"/>
+      <Option Name="TopModule" Val="anti_rebond"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
+    <Filter Type="Constrs"/>
+    <File Path="$PSRCDIR/constrs_1/imports/Downloads/Basys3_Master.xdc">
+      <FileInfo>
+        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/HD/hardware_design/tp_3/tp_3.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc"/>
+        <Attr Name="ImportTime" Val="1743511343"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="ConstrsType" Val="XDC"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
+    <Filter Type="Utils"/>
+    <Config>
+      <Option Name="TopAutoSet" Val="TRUE"/>
+    </Config>
+  </FileSet>
+  <Strategy Version="1" Minor="2">
+    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
+    <Step Id="synth_design"/>
+  </Strategy>
+</GenRun>
diff --git a/tp5_n/tp5_n.runs/synth_1/htr.txt b/tp5_n/tp5_n.runs/synth_1/htr.txt
new file mode 100644
index 0000000..b75ab37
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/htr.txt
@@ -0,0 +1,9 @@
+#
+# Vivado(TM)
+# htr.txt: a Vivado-generated description of how-to-repeat the
+#          the basic steps of a run.  Note that runme.bat/sh needs
+#          to be invoked for Vivado to track run status.
+# Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
+#
+
+vivado -log anti_rebond.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source anti_rebond.tcl
diff --git a/tp5_n/tp5_n.runs/synth_1/vivado.jou b/tp5_n/tp5_n.runs/synth_1/vivado.jou
new file mode 100644
index 0000000..f123e8a
--- /dev/null
+++ b/tp5_n/tp5_n.runs/synth_1/vivado.jou
@@ -0,0 +1,12 @@
+#-----------------------------------------------------------
+# Vivado v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:16:17 2025
+# Process ID: 497770
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1
+# Command line: vivado -log anti_rebond.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source anti_rebond.tcl
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/anti_rebond.vds
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.runs/synth_1/vivado.jou
+#-----------------------------------------------------------
+source anti_rebond.tcl -notrace
diff --git a/tp5_n/tp5_n.runs/synth_1/vivado.pb b/tp5_n/tp5_n.runs/synth_1/vivado.pb
new file mode 100644
index 0000000000000000000000000000000000000000..514d904a788994349ef096c3c94834b12d88c129
GIT binary patch
literal 39697
zcmd<8;No%4&&^HDOR-W=E#?wnkzz76*5WM7EK5wuFG<cZa_2HGuFNaRh)+o^&P>l!
z&@IU?P)N)x$&4>bP0G(pQP3?&EGki`NH$M2HZ4gmNH;Pz(={|=Pf1NnEX^sgf-$04
zO>_+njWZYuSSna1Ffs@*aanPR1(zfim1O3nD<Ineas{)Yi6xRVK)Q{M43TxuW8`vh
zEGbFNEdU!(lCO}STB4Askdv95npd2vkd|Mhkd~TQQd*R%psrf1u8^3QqMu)+kdj)K
znG6vETV!ltp~aS*pPQSXXC%wT84U7lYH?;UrWcH)x!9rp#FUI;Gc?yVHZezbVjm-y
zfqQ-lX-;C5Vm3B3prVs3GZ+e3D_9|69>&G*lb@IZ3UY9~sTK>cN--OnnrpE^0>((0
ziy!JqJdw#}WT<Om0E$hx$&HL$9=@eHC7C4|MX3-QQu7j%a#B;kQGp!63Z=y$2P7)w
zCRSwTmgXwtrzxlwD-;yvC#Mz{rxxo8uu8F*SQuGovF0ZhR~8$Iaxt1<3vvrxa|3e}
z|0QzS`y`g;C1-#v$Vkm8NG*by3vot4VtF1&E;%DJC#5JgPXUtDVTw{g;Q_MS9BOwI
z8`u&H<Uma1QuaVKItOfLYKlU6W=V!ZfTxQBIAB2rnLrIPlHy`Bu{5_Z!In87mY5=2
za*>gXNwrvjM~f94bVfTExfV0R^Gi^OkAiDXVp4ulVo7Fxo`RJ^NM>%Tf=02Xl|phs
zse-M7fq@kW87WvRq~;_R6sM*j3+gHOrsn1sRVrxsI%!%d6r?6*E7&R+nV4AUnV1+V
zSSzF_X6Au3=ouIoC|E0`6{V&s6l7EuXC^1+DA+2Pnp?m`%QA~fO2LBW=9WfWnDLas
zP{32c14)1P8M!3D{z)y)tOCVDZhlH>4kSB*QlgnLJksU4xRJ^kOk<7GxB~Pu@^e%5
za}6`|^>Y(*6H`ia5_1!a67v%Ek`goYQcFtpOA1Wm^B|;NaZz%yesO+jQF3Z=yrF(x
zYPmj=4SHo6DFTdG?2+JNGBFll!j!RKbYP5Pwa_&)MoAvCn7C9^^7B$5g&G!*Drl${
zE2|c3f;?<wY6eRn1U)Ru#fT;GfN}>m;XxBTMy6&26SiAsUS@GdYKj8U3ELQ3!Zuc*
zG+`SV!IL{8VVhZ4S`tXub>Q5}1<S2zTtT|j2H0J|Rlx<xTE3_*Fy&GNmlg^hiFqkG
zpseOxT3nK!tKe8tQk0ogT9R5!z`%j`(!jgm4q7REn2~E8BRsL<4qDs=GOg0B0mxu*
zF^!yVEsU{8GQ2<@_#hs57u-UN<b#Y{YY>qPDv|sPN-}dZs~~l4Kt^J5s)FHY6e9{a
z?1>CsG`(TsDpD;*Z=t9bqZHw)#W)IYusUda1k47fa-_xxLJ*PkL7f>MDP|K3L{nOi
zOUf^`Bqy`DM4>nz((Opj&n?JFElJf=z^vVkWVkp$EhtbsiX2&3V+xC2NiJ3cP{Rs~
zlsFf&p``^D2?;J1GYfNbOc`*`!`#RSxtZn7r5R9^T98--D);lCo(A=Za`MwNlNIuj
zk~0^m6=G~+sl{GUl%JKFToT1<sB3C&fLvwUamjE6Kw9S@10!6V6`b?)ic5+TGxJKo
zy+&pu6B85@jLbj|g7@`oxuiYwGD|WOb0Ez=P<F~oS4hoE&&*4O^utUnPz*3N12yd7
z25e{K5(`Ky0(Trh_Pb@~q$)(K7RQ1$8=6~caYK5jr6rj;#YSaZ31qYllfj+>wGA_K
z3-XIfiuGOc%ky&b6H|)yoj^Si<9Of1;*!)Ny^54%Y;8pg#wa!;16@OKrv&cyw~Sok
ze)$Su6BTk3OOini9Z;WCk4u0}irLh{M2oW^Co#`4BQ-I_NRo@SxIEe*7Bi*?%2!4b
zTug>WI9tGMhDN%k7A6@C1#A^;6Bro<n7Dp1aw&m4sE}GwkeXaltdLlukdvBNT%rJK
z7w0E|(wQEY0J{{EsVTgxtH8xmoLUlJP?TSgT2xXwWc<%+Xs&At>br4Na6r62EFv6t
zmuF-|IBx$_C&CQ}TMjoF;W-?)|A%RWn~v}Z$L)XWM7Ysl%i(4tJi>ANf0#zN`3R42
z-2SIdgc}dG9BwhfBOJH?hiQacj_?S_?SJY-xXB>P;YJ1{JHqk!f0#zN;Rug#-2SId
zgqsew96rKF+Kh1ff0#x%?vbVuG16v)+yB&waI?Xd!*P!^jf@D#?f+pK;kZYdMn;6=
z_CIwZ+<dU*aNHwJBO}6b`+t~5IPQ_AkrCmz{f`;p??{>tm*Qf}Nlh7a6XGVgeLNy!
z9FPBpYmDO_TpSrOj@$oKit)iVC2oRyba7<FIBx$B(-=1$;lrzV{Er#qq%Cuj;9^NC
z$#Wh=%eo}Fm<<ha4=-ZL;=hO2x;6p<Fic|{_xR!niE-QkK%E#59c+0V_W<JviE-Qk
zFic|{_Xy(%iE-QkK%E%(8EknR_YmU<iE-QkFic|{_ZZ^{iE-QkK%E#58f<x-q#?KA
z*jC3K0K+uKaSu6-kUWk%0H_n=E`u$P;~sJvAu*0S0ETCb<5|%+GGZK00AR-W0Y)x)
z`1u3)HpE&Ct_`uE6H?$CVwW;=-DLCxZN1J-%`1WIsxK}`P0mcqOjdww!UgXvRwz#`
z0-fYknwO$bo&nnN3p-i}p-3SOBo5jMtfvr?ky@OJYCvXAjzUtZLS}kiei8CfM4%&{
z6p~6y6w0A0N<k;&WacSkqBu)W!85lYF}Wl)1;yCJqErRYM)K4Yh0HvKl8jU&SAaKE
z8yOqJcQYH6(0(&AmQvi1OI9x;GY9#I8}Qy*P`HEkFJo!}?ff<}Mmem-gG<dBx<@`m
z0nZk2@Gfj46H~aS!Dg9(PKbiX`UpJ*z|u_5*uWAqv_Tua@tgu+X@u=i9|<lNb2CE&
zOw+KP0#L`L7@C(^oSCZ-Qk0lioR(jd3(0H2rMbC@MU_@u;8UtVgW&LZGqU7T^~+a)
z>PyW@1?A9UNJcDynUb2KhvmcvP?Q@Qf(~he9}4zqP#pYV!i98PfkIefPG$-u9D+*o
zN<hbES<&S92XZ6c5L;paM?AJ<ggxRxM~4mMVMI63j#Syt$h8V_qzdBj2;|tnd4`!8
z$~hs>Gdau^a2@po33tR9W+vu(7G~zK<I0fE4Y9N^fr%mx4ly?~H^Gv)kx$nc_!Dae
z-UVT(r%l;$X+ch#f}JiH06G;iF)sylE*<F15YIe#@q;~d;fKWxyx+V~{bs}^2lEx^
z%tR~n!!8HCf1aUb#<PrEI}n)><~KYshWn@^+GS06hDFJmX4nIJ^f)Vq0(b_BLQTF-
zTzZhK=~z&ZQwhq8>d42es4IYu(?OKTqo=~@>gr-oW$+Mwg_fZ%GIH%fWT-^q!g(}P
zA<hpY6yO72C)`Gh@<WVVYY|b7<BT|?0f=LBQ*3P-v(bW+aJKeAEjUfM6d(mBD0V@;
z;QYMQyb_RDNoH|LW^%Ctfns9dQ>{0ukBqtGT~bRDGeL(kqk0O|JX5eD<RM#B<5al>
zwRLrMgHqEoL5HFh6E*;|YT{Ht17-?NnI#}GBx7wA3_&7<oJWM|hUA+*@UiKS8vN#5
z%J7ju)YuFLjj0WhBs%cH>VX=p23#_bY!7Y_2c<#|j8=e-nGE_Y-vp_s;GO?0t}qmj
z6kBn*1P2sbDOegPXe8(7DCDH(rI%z_nHgwuIR!cT7F#J88lXxk1UdRT8Cocq8Gu>F
zW(vjznu9(dFv~u8Zb1o<ArrF$pHsq7bBaBeHYBGw7v&chD>&ts=A|SSRf29>P;e|t
zO;kWWHh0jcmw^x7=a8%mKl1+^BiBwu8<Uto#@*fob*C}z0kELL7@8TDbEnPCOwF;!
z_h?5QsiPi*nw_k;)F9aj-cbkj%tJDBL4Eeo4mwhAkzfb?5n4_<$;h<@k&_67FV0M4
z2)Y;pJrfxkQl5z{Ot5v@OpQk~5#dgo8)_!f<C218B51xDt%6YU4WWUSYiJo~FC*6q
zM8?4qrlXk!DSWZldGKMwfp1~BqGlFdE=g!+Nlnhk%g@PAuT=0&EGWp#OCR)J8Ti1w
zik4UQFmf$N$}1Q_IsjS47&JcvzAgc27RA)a0(<O^HqMY5XZEOBMV(6+l2ttY6+H8b
zQ;R^?Zeb6`L6qMIK9dBZ2BRgHDkK=)auQ2QQo&cTIi;rM7o{qU1}sudLb%-%f*P<k
zTpIA<jnS}04M|KMfsBi5M9?iWFEK{}c8QF0PHJLaX#oMV20jZ8ybJIQ#f=6jX6gis
z5J*<%(HbAy7`YZA8Xw4IDeh(mXygW?J8MFP?yNDWqm0??7@dP8T&!cx@j&X!pwzrX
z@Ia7zYF=tlB4|OfXI^nhVqWs-J$|74LLj@`N6Rk97`ZkgvJ1Yz9nC(V;DurWp*-+4
z4bCb2)TGkP9Pquzp~b013LcrMMTtep8I^<HM*|<G`0v0B!WFWk83&qaK-8d5W|&Ph
zob^rs=w`e@@1cRuHw2c9VOHqifE~>?p!@>GgFcmwUb+m8DUv7x(RvrHv37)!YdxZ|
zM#iPfhNC^5#L}FS45Z=BfiE60cUj=9ar{zCMwg`%?mH5=#~QQ30fp;meS=hV5h$1j
zKGWc8riB+}mVlOt1Xt#jWPtZJ2c?4U8y@r?azq`**5nf9g1B74DJL;G+bO>ywV2?#
zWXz&OTNku487XFwxY`5)1=F+|g&LS^6!H>tQx$69V=oFdB%4NEw^3pmB=F(u&5#1$
zIW;FoA+$I#Jr!5r!zT-!z%d9nM2kxd8rBdBLh9lObUdcifR}tL)PS8*<D6fbSAr|B
z@t6X$9-I_l9PCks$CMh#`tus6P&ao4h{FtVL_9uIjKE&1@d*tvhMHnRhAGAnQ`}sF
zT%o3zlVOSp#1v1bP&cS4#$=dc3NghWVG0@H0*e+>;%MNDV*K4ZTm|xIbqkJV2!TBx
z!spM6z$FWOC3_T?8=`tk%goCx&PYvBD9<d(P%uzPEh@?{D%MdjP)G(<g~^FI3gwAK
zp!wxu@OoqeI2YT|1;{Pq>yX|D+}eGNTq_w779%exQ$QRb5CS?!K%-dGN+G$RRKZpO
zvP<322+P)WLnET6Sit8)!1i+??OeC8z`9`2!hk@C-bC};0Y<LXxcmm%@syKVk~#n>
z)&kUD!<auZ$FXb$o?e`|AO~IKB!b&Q#n84;RceYtUTO*GycY1;EXJk=@Z&B(XI7Y+
zqnueWdQ1tZuV}@dl9~o$5ICm9!W`FW6{hAU#2r)O&7~Polv<Ej1Zu!SBT6AHzeph`
zKRq*9A-|v`GdHsed}0SA{!A><;?E$1p#Xm7NGX?QKq<IrP%T!-%qvSRDoHKUDArUc
z$yZP<R>;XuOi?Jv%+n~=)B_pEWND$roL^94B+A8z<y;jU!clC-hPsBvpi_<D7LO(z
zP<kOY;aD0PV<rzH$T24tm@?RpIT`5lZPK|^z%_${OKNdudY(cu^sFQuh2)IX<m}?o
zTq_0DV({Tere;Q3oMoA1i7ELd$vH+cTpTIM7M4b)Cg#{YYocptVhl>w@Y9n*xx|7}
zb5awFLAfL+GdVS{I2B?zs}z%ku@+l$er|4lo{=mUC)i1#P9PSOK_`k?fR1H?C)*Q@
zT<)sH3ZNaJ#X6uI5)Q35!5n8;Z3+_w*QTn)3a;P^S0Obo8PqaQEdrehB)}rYWMqNt
zO))MeLsLv=7>RK)8Dq<BxWut%&L|cWT@z5@4G*O_E-BSwcr>Ia6qhC^rxq8dmFDDB
zf}(-R$P(Fk3S2zkS|UCL9DkS&1>0bh!B7CV;nAQt(nyJm582`P4=}=dppXm~2egf1
zhUslk@-#Am9HfIqR*H+w#6r)&2uBV!G%&*!=b*f8ZiXe+vE}VjaNCbniqTAqt*A5)
zlw~5hT;VBOp(wSuG^eCk0dx{uUVe!}VoFMC3aE$&9mbZNn4FQSkW!io5^xUk4Dob!
z^ob954D$2zbI0C9f@g=rj9dyK8L6O*psrf1u8@&ftdNwNnx~KsTX+GkHki$f4B>fB
zj*APN-wX0H^GdLUR~(m@enx(7s(!9vX1;!IVs2teX-;BpVo_pVqFz#BhF)q(seVa;
zX?z}p)GI2@E7pfZup#mRZh9%n1(@bXu^XC$DkD%%fcs-Eq^ZX$#b^Q#!3IXI9M_7}
z<Wg|^$V#CIJVq2>T9TOqtzZ>&!N=((=9Of|7o{fU=cORa#)F-tS5#1<pj(infL~QX
z5`mCzVB`{Ut$>VMsTM0FmMEwe>*+y4*T}#O9=cLoY+>MX6VvBLI$RPVrKt*z1w{%*
sMhb>zR)%I)CWZ<|21Zy?AUK^F8K4|+$H&FxnwO#wl$xAhlp??g0I7vg5C8xG

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond.tcl b/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond.tcl
new file mode 100644
index 0000000..1094e45
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond.tcl
@@ -0,0 +1,11 @@
+set curr_wave [current_wave_config]
+if { [string length $curr_wave] == 0 } {
+  if { [llength [get_objects]] > 0} {
+    add_wave /
+    set_property needs_save false [current_wave_config]
+  } else {
+     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
+  }
+}
+
+run 1000ns
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond_vhdl.prj b/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond_vhdl.prj
new file mode 100644
index 0000000..43a80cc
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/anti_rebond_vhdl.prj
@@ -0,0 +1,9 @@
+# compile vhdl design source files
+vhdl xil_defaultlib  \
+"../../../../tp5_n.srcs/sources_1/new/digi_code.vhd" \
+"../../../../tp5_n.srcs/sources_1/new/anti_rebond.vhd" \
+"../../../../tp5_n.srcs/sources_1/new/fpde.vhd" \
+"../../../../tp5_n.srcs/sources_1/new/fpd.vhd" \
+
+# Do not sort compile order
+nosort
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/chenillard.tcl b/tp5_n/tp5_n.sim/sim_1/behav/xsim/chenillard.tcl
new file mode 100644
index 0000000..1094e45
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/chenillard.tcl
@@ -0,0 +1,11 @@
+set curr_wave [current_wave_config]
+if { [string length $curr_wave] == 0 } {
+  if { [llength [get_objects]] > 0} {
+    add_wave /
+    set_property needs_save false [current_wave_config]
+  } else {
+     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
+  }
+}
+
+run 1000ns
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/digi_code.tcl b/tp5_n/tp5_n.sim/sim_1/behav/xsim/digi_code.tcl
new file mode 100644
index 0000000..1094e45
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/digi_code.tcl
@@ -0,0 +1,11 @@
+set curr_wave [current_wave_config]
+if { [string length $curr_wave] == 0 } {
+  if { [llength [get_objects]] > 0} {
+    add_wave /
+    set_property needs_save false [current_wave_config]
+  } else {
+     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
+  }
+}
+
+run 1000ns
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
new file mode 100644
index 0000000..db7acb7
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
@@ -0,0 +1,12 @@
+#-----------------------------------------------------------
+# Webtalk v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:29:00 2025
+# Process ID: 503836
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim
+# Command line: wbtcv -mode batch -source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl -notrace
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.log
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
+#-----------------------------------------------------------
+source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl -notrace
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501609.backup.jou b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501609.backup.jou
new file mode 100644
index 0000000..4d64edc
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501609.backup.jou
@@ -0,0 +1,12 @@
+#-----------------------------------------------------------
+# Webtalk v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:24:51 2025
+# Process ID: 501609
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim
+# Command line: wbtcv -mode batch -source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/xsim_webtalk.tcl -notrace
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.log
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
+#-----------------------------------------------------------
+source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/xsim_webtalk.tcl -notrace
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501933.backup.jou b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501933.backup.jou
new file mode 100644
index 0000000..29a965f
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_501933.backup.jou
@@ -0,0 +1,12 @@
+#-----------------------------------------------------------
+# Webtalk v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:25:21 2025
+# Process ID: 501933
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim
+# Command line: wbtcv -mode batch -source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/xsim_webtalk.tcl -notrace
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.log
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
+#-----------------------------------------------------------
+source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/xsim_webtalk.tcl -notrace
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_502528.backup.jou b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_502528.backup.jou
new file mode 100644
index 0000000..528c311
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk_502528.backup.jou
@@ -0,0 +1,12 @@
+#-----------------------------------------------------------
+# Webtalk v2021.1 (64-bit)
+# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
+# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
+# Start of session at: Tue Apr 22 16:26:05 2025
+# Process ID: 502528
+# Current directory: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim
+# Command line: wbtcv -mode batch -source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl -notrace
+# Log file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.log
+# Journal file: /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/webtalk.jou
+#-----------------------------------------------------------
+source /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl -notrace
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xelab.pb b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xelab.pb
new file mode 100644
index 0000000000000000000000000000000000000000..abf2a300e7c37c6b268968cc8bbd21a5f4bfb302
GIT binary patch
literal 1611
zcmd<e=VDVWR!}YG5@3;HHZe5N;w;Y0EzL<R$uBZe;SvbTEK5wuR|tlSv8SY_C6?xt
zSiu-Z(p>CiMg~TPdWJ?YF}P$DyNR)`v8B0r215Z$1<M3R1_36nLM~>oeaKdYa5*^V
z7gQEyre~BW7+PAG=^9#ETIwhm85kJqf=pM4$jr&itI$#K%uCi&aLmb32m+}sRtQQh
zPAw`+P0_=&9of=-Ok6xcrFnUodFfU#?;0B$BfFuKiR%laeolUJVvc?V*f!lVu=n*L
zp`Z_Phn}H+Qf8ihX<m6zVnIP_ihfRBg_((7zJ5h&PGXXRZh1+*f@!L0ieX~1MM|29
zxrw=1vW2-pl1Xx!v4NR^k%5`9fr74XW?piUg05~#YEo&sLP=#oW^!VVg05~+YEEK>
zg060EiGqcKu8%@RW==dbz;iN_KqAGd$)!c9nFR{Ey2W{k1;rWpB?^goC7JO>sY&^H
zDe+0E8Hr_R`t*<#DCp+orz?QmnqQPylBx&dVTK$e-b_p^k%KUVOFXnVGcR31wOFAz
zC$TJ5p(LXyH8BN}c8tx<kpokdi_rq7xt7Mr<~ni71eYWhm4J*cE=erOOoqEJGd~ZU
zFpW)&kPL^q&eQ_g6lX43=ltA)oYa!k6a^f{7+D~vZ-_C*mS)Jt_;RTu90N)9nfZAN
zDTyVC3TZj{<qC;;i8+<UnNUxg7-Df3N^1Ax(m-+-K@*M4Eip_qwlqa{VhWdPNM>#-
zDCOtpl$L;;mzH0o0L`}`ZYDfO8=IIQ8D}KU#cWtmj5A)$43O=K<>Cdo9F!A4aSn+H
z3uNaRX>f@YBqnDkrl%?tm!#+wmn7z;Bo?LMvcS{;#Us&#El}eULbjkJwW1_5pGf0V
z2pg}@B@Ht^Gc`3;uec;7J|{mtGdbSS(9DELds-O@TNJ=$lUS6Tky(<OTvA$;ssPTW
znfXPDISTn{3aNP|nI)BYaxIZA$>NfAD$UF(K~4+sQUYA&N--OmTOg+hRW3oK(g9L@
c;Ihrw(gZnu@Nsdu=A|eEr6%VWr3f$r05QnlJOBUy

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/Compile_Options.txt b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/Compile_Options.txt
new file mode 100644
index 0000000..be1ef87
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/Compile_Options.txt
@@ -0,0 +1 @@
+-wto "5e5d1ac8df47476c870b4cf306020630" --incr --debug "typical" --relax --mt "8" -L "xil_defaultlib" -L "secureip" --snapshot "anti_rebond_behav" "xil_defaultlib.anti_rebond" -log "elaborate.log" 
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/TempBreakPointFile.txt b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/TempBreakPointFile.txt
new file mode 100644
index 0000000..fdbc612
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/TempBreakPointFile.txt
@@ -0,0 +1 @@
+Breakpoint File Version 1.0
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/obj/xsim_1.c b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/obj/xsim_1.c
new file mode 100644
index 0000000..eca9381
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/obj/xsim_1.c
@@ -0,0 +1,110 @@
+/**********************************************************************/
+/*   ____  ____                                                       */
+/*  /   /\/   /                                                       */
+/* /___/  \  /                                                        */
+/* \   \   \/                                                         */
+/*  \   \        Copyright (c) 2003-2020 Xilinx, Inc.                 */
+/*  /   /        All Right Reserved.                                  */
+/* /---/   /\                                                         */
+/* \   \  /  \                                                        */
+/*  \___\/\___\                                                       */
+/**********************************************************************/
+
+#if defined(_WIN32)
+ #include "stdio.h"
+ #define IKI_DLLESPEC __declspec(dllimport)
+#else
+ #define IKI_DLLESPEC
+#endif
+#include "iki.h"
+#include <string.h>
+#include <math.h>
+#ifdef __GNUC__
+#include <stdlib.h>
+#else
+#include <malloc.h>
+#define alloca _alloca
+#endif
+/**********************************************************************/
+/*   ____  ____                                                       */
+/*  /   /\/   /                                                       */
+/* /___/  \  /                                                        */
+/* \   \   \/                                                         */
+/*  \   \        Copyright (c) 2003-2020 Xilinx, Inc.                 */
+/*  /   /        All Right Reserved.                                  */
+/* /---/   /\                                                         */
+/* \   \  /  \                                                        */
+/*  \___\/\___\                                                       */
+/**********************************************************************/
+
+#if defined(_WIN32)
+ #include "stdio.h"
+ #define IKI_DLLESPEC __declspec(dllimport)
+#else
+ #define IKI_DLLESPEC
+#endif
+#include "iki.h"
+#include <string.h>
+#include <math.h>
+#ifdef __GNUC__
+#include <stdlib.h>
+#else
+#include <malloc.h>
+#define alloca _alloca
+#endif
+typedef void (*funcp)(char *, char *);
+extern int main(int, char**);
+IKI_DLLESPEC extern void execute_10(char*, char *);
+IKI_DLLESPEC extern void execute_11(char*, char *);
+IKI_DLLESPEC extern void execute_12(char*, char *);
+IKI_DLLESPEC extern void vhdl_transfunc_eventcallback(char*, char*, unsigned, unsigned, unsigned, char *);
+IKI_DLLESPEC extern void transaction_2(char*, char*, unsigned, unsigned, unsigned);
+funcp funcTab[5] = {(funcp)execute_10, (funcp)execute_11, (funcp)execute_12, (funcp)vhdl_transfunc_eventcallback, (funcp)transaction_2};
+const int NumRelocateId= 5;
+
+void relocate(char *dp)
+{
+	iki_relocate(dp, "xsim.dir/anti_rebond_behav/xsim.reloc",  (void **)funcTab, 5);
+	iki_vhdl_file_variable_register(dp + 2984);
+	iki_vhdl_file_variable_register(dp + 3040);
+
+
+	/*Populate the transaction function pointer field in the whole net structure */
+}
+
+void sensitize(char *dp)
+{
+	iki_sensitize(dp, "xsim.dir/anti_rebond_behav/xsim.reloc");
+}
+
+void simulate(char *dp)
+{
+		iki_schedule_processes_at_time_zero(dp, "xsim.dir/anti_rebond_behav/xsim.reloc");
+	// Initialize Verilog nets in mixed simulation, for the cases when the value at time 0 should be propagated from the mixed language Vhdl net
+	iki_execute_processes();
+
+	// Schedule resolution functions for the multiply driven Verilog nets that have strength
+	// Schedule transaction functions for the singly driven Verilog nets that have strength
+
+}
+#include "iki_bridge.h"
+void relocate(char *);
+
+void sensitize(char *);
+
+void simulate(char *);
+
+extern SYSTEMCLIB_IMP_DLLSPEC void local_register_implicit_channel(int, char*);
+extern SYSTEMCLIB_IMP_DLLSPEC int xsim_argc_copy ;
+extern SYSTEMCLIB_IMP_DLLSPEC char** xsim_argv_copy ;
+
+int main(int argc, char **argv)
+{
+    iki_heap_initialize("ms", "isimmm", 0, 2147483648) ;
+    iki_set_sv_type_file_path_name("xsim.dir/anti_rebond_behav/xsim.svtype");
+    iki_set_crvs_dump_file_path_name("xsim.dir/anti_rebond_behav/xsim.crvsdump");
+    void* design_handle = iki_create_design("xsim.dir/anti_rebond_behav/xsim.mem", (void *)relocate, (void *)sensitize, (void *)simulate, (void*)0, 0, isimBridge_getWdbWriter(), 0, argc, argv);
+     iki_set_rc_trial_count(100);
+    (void) design_handle;
+    return iki_simulate_design();
+}
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.xml b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.xml
new file mode 100644
index 0000000..6d9740a
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.xml
@@ -0,0 +1,44 @@
+<?xml version="1.0" encoding="UTF-8" ?>
+<webTalkData  fileName='usage_statistics_ext_xsim.xml'  majorVersion='1' minorVersion='0' timeStamp='Tue Apr 22 16:29:01 2025'>
+<section name="__ROOT__" level="0" order="1" description="">
+ <section name="software_version_and_target_device" level="1" order="1" description="">
+  <keyValuePair key="beta" value="FALSE" description="" />
+  <keyValuePair key="build_version" value="3247384" description="" />
+  <keyValuePair key="date_generated" value="Tue Apr 22 16:28:59 2025" description="" />
+  <keyValuePair key="os_platform" value="LIN64" description="" />
+  <keyValuePair key="product_version" value="XSIM v2021.1 (64-bit)" description="" />
+  <keyValuePair key="project_id" value="5e5d1ac8df47476c870b4cf306020630" description="" />
+  <keyValuePair key="project_iteration" value="2" description="" />
+  <keyValuePair key="random_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="registration_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="route_design" value="FALSE" description="" />
+  <keyValuePair key="target_device" value="not_applicable" description="" />
+  <keyValuePair key="target_family" value="not_applicable" description="" />
+  <keyValuePair key="target_package" value="not_applicable" description="" />
+  <keyValuePair key="target_speed" value="not_applicable" description="" />
+  <keyValuePair key="tool_flow" value="xsim_vivado" description="" />
+ </section>
+ <section name="user_environment" level="1" order="2" description="">
+  <keyValuePair key="cpu_name" value="Intel(R) Core(TM) i5-9500 CPU @ 3.00GHz" description="" />
+  <keyValuePair key="cpu_speed" value="3000.000 MHz" description="" />
+  <keyValuePair key="os_name" value="Ubuntu" description="" />
+  <keyValuePair key="os_release" value="Ubuntu 22.04.5 LTS" description="" />
+  <keyValuePair key="system_ram" value="16.000 GB" description="" />
+  <keyValuePair key="total_processors" value="1" description="" />
+ </section>
+ <section name="vivado_usage" level="1" order="3" description="">
+ </section>
+ <section name="xsim" level="1" order="4" description="">
+  <section name="command_line_options" level="2" order="1" description="">
+   <keyValuePair key="command" value="xsim" description="" />
+  </section>
+  <section name="usage" level="2" order="2" description="">
+   <keyValuePair key="iteration" value="2" description="" />
+   <keyValuePair key="runtime" value="2902410410 ns" description="" />
+   <keyValuePair key="simulation_memory" value="116400_KB" description="" />
+   <keyValuePair key="simulation_time" value="10.48_sec" description="" />
+   <keyValuePair key="trace_waveform" value="true" description="" />
+  </section>
+ </section>
+</section>
+</webTalkData>
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl
new file mode 100644
index 0000000..c38b2fe
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/xsim_webtalk.tcl
@@ -0,0 +1,32 @@
+webtalk_init -webtalk_dir /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/
+webtalk_register_client -client project
+webtalk_add_data -client project -key date_generated -value "Tue Apr 22 16:39:56 2025" -context "software_version_and_target_device"
+webtalk_add_data -client project -key product_version -value "XSIM v2021.1 (64-bit)" -context "software_version_and_target_device"
+webtalk_add_data -client project -key build_version -value "3247384" -context "software_version_and_target_device"
+webtalk_add_data -client project -key os_platform -value "LIN64" -context "software_version_and_target_device"
+webtalk_add_data -client project -key registration_id -value "" -context "software_version_and_target_device"
+webtalk_add_data -client project -key tool_flow -value "xsim_vivado" -context "software_version_and_target_device"
+webtalk_add_data -client project -key beta -value "FALSE" -context "software_version_and_target_device"
+webtalk_add_data -client project -key route_design -value "FALSE" -context "software_version_and_target_device"
+webtalk_add_data -client project -key target_family -value "not_applicable" -context "software_version_and_target_device"
+webtalk_add_data -client project -key target_device -value "not_applicable" -context "software_version_and_target_device"
+webtalk_add_data -client project -key target_package -value "not_applicable" -context "software_version_and_target_device"
+webtalk_add_data -client project -key target_speed -value "not_applicable" -context "software_version_and_target_device"
+webtalk_add_data -client project -key random_id -value "de56566a-b2bc-4a18-83fc-bac049cb8ae2" -context "software_version_and_target_device"
+webtalk_add_data -client project -key project_id -value "5e5d1ac8df47476c870b4cf306020630" -context "software_version_and_target_device"
+webtalk_add_data -client project -key project_iteration -value "4" -context "software_version_and_target_device"
+webtalk_add_data -client project -key os_name -value "Ubuntu" -context "user_environment"
+webtalk_add_data -client project -key os_release -value "Ubuntu 22.04.5 LTS" -context "user_environment"
+webtalk_add_data -client project -key cpu_name -value "Intel(R) Core(TM) i5-9500 CPU @ 3.00GHz" -context "user_environment"
+webtalk_add_data -client project -key cpu_speed -value "3000.000 MHz" -context "user_environment"
+webtalk_add_data -client project -key total_processors -value "1" -context "user_environment"
+webtalk_add_data -client project -key system_ram -value "16.000 GB" -context "user_environment"
+webtalk_register_client -client xsim
+webtalk_add_data -client xsim -key Command -value "xsim" -context "xsim\\command_line_options"
+webtalk_add_data -client xsim -key trace_waveform -value "true" -context "xsim\\usage"
+webtalk_add_data -client xsim -key runtime -value "230 ns" -context "xsim\\usage"
+webtalk_add_data -client xsim -key iteration -value "2" -context "xsim\\usage"
+webtalk_add_data -client xsim -key Simulation_Time -value "8.13_sec" -context "xsim\\usage"
+webtalk_add_data -client xsim -key Simulation_Memory -value "117384_KB" -context "xsim\\usage"
+webtalk_transmit -clientid 3790241870 -regid "" -xml /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.xml -html /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.html -wdm /home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/webtalk/usage_statistics_ext_xsim.wdm -intro "<H3>XSIM Usage Report</H3><BR>"
+webtalk_terminate
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/xsim.mem b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/anti_rebond_behav/xsim.mem
new file mode 100644
index 0000000000000000000000000000000000000000..e031b70fe39db3cefdc63a5b8edbd025601c1e28
GIT binary patch
literal 2443
zcmZQT10kXi0S6c@4&jfIqaiRF0;3@?8UnNlfjR&G{|8~1>8vmYlon8DU|?rpU;q`z
zU;h994;7|6^#kMp1_lOiW{A}ljBmsIvxNf%>UaOVF2fQiz|ZCS;YO`z#?|WT4GLQ?
z9II!a?pu~AX0}`L=CYS7>v;I(Y<>x{2>!9CV>~+h-21oHXP2Cuw!}2*LgUSum7nY5
z$~HO0@YESOuynLF{jYH5=x*Pp?z-;RWScDGgjc2_&;P%+`)~H;jbG2z$eVNYy-H<V
zA8;QF_)z~lE=(*}<G9>j34_0qU7xSccABzty{%@^RihtSeiu4t73Dm$G~3&JXkPG#
z@UQdk2j;SWd^OS6RGj1e=3B1$SJeX<-yE{=SwAsErG(?+^q{u80fFCkINQ9jNXUQp
zHh<@B>)mH-*CqUkeY8`)rsw|UXaA-wUb)(_O!W}&p_`?VQZ1>`W{s*ks~HrI>4|th
z?Mm`u>C&8jN-|h;>H?#8QyiG<g8%GK&`F-<;FZca(VsDB;)<fQRXcM^oRl8R+?1SL
zSle<%)b-r1pp_w$D-5p6m=!<0;#OsrmA7jz(^g-LdADuMil4Xyh*sPROAR|bcdhob
z7ssX>y}e!&xO#upzb7AWMVOYd`%FE5Y0=g~XX6D<={fut*Z1vbG?rO+VPX`+7oi8X
zEA*JOuda%n@it)L<4u8`StnPC^_DEvT-SR3u`Qp;4BONvx`!Js{rgj7YuzBbqq^mW
z!tIut;}d@PGnH90yg&J}E?m9acHb*YY5hO>3Fmx$ryFOdoM8BPU*J(njn<KO{3T2O
z`+JseJ6D?ff0o9z6PsQy5#gH9zJ4wL{qyUKC%?HEK3gC<=Vs}r%1>)6f8S1-8`8ye
zqu%Nwld^@mg?Iit?ep@+OwV2h&YpRE&5s|o%%A_<{LdVDmS1pYotjS2gWN;gTNXRs
zDE+fRf3F4a-MR~2N%wPEW%D(rYT3SHO`1@(@%`7@iEN8ad_2D0)v)BaowxU2LhO#r
zOTuU3T@qz>ymRw?v-i%;E0>zvoysQVDeV4gFfn%h>!0m{w!h=vSn95S%<^)fPqlR3
z9NW2$`)wyQKiP1fk1a3u*g?Vd7bVMT6c;af>slldbm-zO1DUEirTM8#0<*8o-SuVf
zmB}g6o?YsJ6^p~FU3{)xR6U&Xc}K(q0}iHO9(naeuHD<GiRZ1I`r~-ynUDIdwe_*@
cet-WG`omX#`?KzMUp~JT6aCArUAF5C01>6NNB{r;

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/Compile_Options.txt b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/Compile_Options.txt
new file mode 100644
index 0000000..00a17ba
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/Compile_Options.txt
@@ -0,0 +1 @@
+-wto "5e5d1ac8df47476c870b4cf306020630" --incr --debug "typical" --relax --mt "8" -L "xil_defaultlib" -L "secureip" --snapshot "digi_code_behav" "xil_defaultlib.digi_code" -log "elaborate.log" 
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/TempBreakPointFile.txt b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/TempBreakPointFile.txt
new file mode 100644
index 0000000..fdbc612
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/TempBreakPointFile.txt
@@ -0,0 +1 @@
+Breakpoint File Version 1.0
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/obj/xsim_1.c b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/obj/xsim_1.c
new file mode 100644
index 0000000..398dad9
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/obj/xsim_1.c
@@ -0,0 +1,111 @@
+/**********************************************************************/
+/*   ____  ____                                                       */
+/*  /   /\/   /                                                       */
+/* /___/  \  /                                                        */
+/* \   \   \/                                                         */
+/*  \   \        Copyright (c) 2003-2020 Xilinx, Inc.                 */
+/*  /   /        All Right Reserved.                                  */
+/* /---/   /\                                                         */
+/* \   \  /  \                                                        */
+/*  \___\/\___\                                                       */
+/**********************************************************************/
+
+#if defined(_WIN32)
+ #include "stdio.h"
+ #define IKI_DLLESPEC __declspec(dllimport)
+#else
+ #define IKI_DLLESPEC
+#endif
+#include "iki.h"
+#include <string.h>
+#include <math.h>
+#ifdef __GNUC__
+#include <stdlib.h>
+#else
+#include <malloc.h>
+#define alloca _alloca
+#endif
+/**********************************************************************/
+/*   ____  ____                                                       */
+/*  /   /\/   /                                                       */
+/* /___/  \  /                                                        */
+/* \   \   \/                                                         */
+/*  \   \        Copyright (c) 2003-2020 Xilinx, Inc.                 */
+/*  /   /        All Right Reserved.                                  */
+/* /---/   /\                                                         */
+/* \   \  /  \                                                        */
+/*  \___\/\___\                                                       */
+/**********************************************************************/
+
+#if defined(_WIN32)
+ #include "stdio.h"
+ #define IKI_DLLESPEC __declspec(dllimport)
+#else
+ #define IKI_DLLESPEC
+#endif
+#include "iki.h"
+#include <string.h>
+#include <math.h>
+#ifdef __GNUC__
+#include <stdlib.h>
+#else
+#include <malloc.h>
+#define alloca _alloca
+#endif
+typedef void (*funcp)(char *, char *);
+extern int main(int, char**);
+IKI_DLLESPEC extern void execute_8(char*, char *);
+IKI_DLLESPEC extern void execute_9(char*, char *);
+IKI_DLLESPEC extern void execute_10(char*, char *);
+IKI_DLLESPEC extern void execute_11(char*, char *);
+IKI_DLLESPEC extern void vhdl_transfunc_eventcallback(char*, char*, unsigned, unsigned, unsigned, char *);
+IKI_DLLESPEC extern void transaction_6(char*, char*, unsigned, unsigned, unsigned);
+funcp funcTab[6] = {(funcp)execute_8, (funcp)execute_9, (funcp)execute_10, (funcp)execute_11, (funcp)vhdl_transfunc_eventcallback, (funcp)transaction_6};
+const int NumRelocateId= 6;
+
+void relocate(char *dp)
+{
+	iki_relocate(dp, "xsim.dir/digi_code_behav/xsim.reloc",  (void **)funcTab, 6);
+	iki_vhdl_file_variable_register(dp + 3952);
+	iki_vhdl_file_variable_register(dp + 4008);
+
+
+	/*Populate the transaction function pointer field in the whole net structure */
+}
+
+void sensitize(char *dp)
+{
+	iki_sensitize(dp, "xsim.dir/digi_code_behav/xsim.reloc");
+}
+
+void simulate(char *dp)
+{
+		iki_schedule_processes_at_time_zero(dp, "xsim.dir/digi_code_behav/xsim.reloc");
+	// Initialize Verilog nets in mixed simulation, for the cases when the value at time 0 should be propagated from the mixed language Vhdl net
+	iki_execute_processes();
+
+	// Schedule resolution functions for the multiply driven Verilog nets that have strength
+	// Schedule transaction functions for the singly driven Verilog nets that have strength
+
+}
+#include "iki_bridge.h"
+void relocate(char *);
+
+void sensitize(char *);
+
+void simulate(char *);
+
+extern SYSTEMCLIB_IMP_DLLSPEC void local_register_implicit_channel(int, char*);
+extern SYSTEMCLIB_IMP_DLLSPEC int xsim_argc_copy ;
+extern SYSTEMCLIB_IMP_DLLSPEC char** xsim_argv_copy ;
+
+int main(int argc, char **argv)
+{
+    iki_heap_initialize("ms", "isimmm", 0, 2147483648) ;
+    iki_set_sv_type_file_path_name("xsim.dir/digi_code_behav/xsim.svtype");
+    iki_set_crvs_dump_file_path_name("xsim.dir/digi_code_behav/xsim.crvsdump");
+    void* design_handle = iki_create_design("xsim.dir/digi_code_behav/xsim.mem", (void *)relocate, (void *)sensitize, (void *)simulate, (void*)0, 0, isimBridge_getWdbWriter(), 0, argc, argv);
+     iki_set_rc_trial_count(100);
+    (void) design_handle;
+    return iki_simulate_design();
+}
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/usage_statistics_ext_xsim.xml b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/usage_statistics_ext_xsim.xml
new file mode 100644
index 0000000..75b1a7c
--- /dev/null
+++ b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/webtalk/usage_statistics_ext_xsim.xml
@@ -0,0 +1,44 @@
+<?xml version="1.0" encoding="UTF-8" ?>
+<webTalkData  fileName='usage_statistics_ext_xsim.xml'  majorVersion='1' minorVersion='0' timeStamp='Tue Apr 22 16:25:21 2025'>
+<section name="__ROOT__" level="0" order="1" description="">
+ <section name="software_version_and_target_device" level="1" order="1" description="">
+  <keyValuePair key="beta" value="FALSE" description="" />
+  <keyValuePair key="build_version" value="3247384" description="" />
+  <keyValuePair key="date_generated" value="Tue Apr 22 16:25:20 2025" description="" />
+  <keyValuePair key="os_platform" value="LIN64" description="" />
+  <keyValuePair key="product_version" value="XSIM v2021.1 (64-bit)" description="" />
+  <keyValuePair key="project_id" value="5e5d1ac8df47476c870b4cf306020630" description="" />
+  <keyValuePair key="project_iteration" value="2" description="" />
+  <keyValuePair key="random_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="registration_id" value="de56566a-b2bc-4a18-83fc-bac049cb8ae2" description="" />
+  <keyValuePair key="route_design" value="FALSE" description="" />
+  <keyValuePair key="target_device" value="not_applicable" description="" />
+  <keyValuePair key="target_family" value="not_applicable" description="" />
+  <keyValuePair key="target_package" value="not_applicable" description="" />
+  <keyValuePair key="target_speed" value="not_applicable" description="" />
+  <keyValuePair key="tool_flow" value="xsim_vivado" description="" />
+ </section>
+ <section name="user_environment" level="1" order="2" description="">
+  <keyValuePair key="cpu_name" value="Intel(R) Core(TM) i5-9500 CPU @ 3.00GHz" description="" />
+  <keyValuePair key="cpu_speed" value="3000.000 MHz" description="" />
+  <keyValuePair key="os_name" value="Ubuntu" description="" />
+  <keyValuePair key="os_release" value="Ubuntu 22.04.5 LTS" description="" />
+  <keyValuePair key="system_ram" value="16.000 GB" description="" />
+  <keyValuePair key="total_processors" value="1" description="" />
+ </section>
+ <section name="vivado_usage" level="1" order="3" description="">
+ </section>
+ <section name="xsim" level="1" order="4" description="">
+  <section name="command_line_options" level="2" order="1" description="">
+   <keyValuePair key="command" value="xsim" description="" />
+  </section>
+  <section name="usage" level="2" order="2" description="">
+   <keyValuePair key="iteration" value="0" description="" />
+   <keyValuePair key="runtime" value="1 us" description="" />
+   <keyValuePair key="simulation_memory" value="116412_KB" description="" />
+   <keyValuePair key="simulation_time" value="0.05_sec" description="" />
+   <keyValuePair key="trace_waveform" value="true" description="" />
+  </section>
+ </section>
+</section>
+</webTalkData>
diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/xsim.mem b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xsim.dir/digi_code_behav/xsim.mem
new file mode 100644
index 0000000000000000000000000000000000000000..eb2e24f85c0ab0ef378997da68f50070fff53733
GIT binary patch
literal 2546
zcmZQT179Q|0uP|{4`~R0lpGC#(GVC7fzc44O$f~S|NlP-!%Sy|F`%@7Is*ec0|SFN
z0|UdC|Ns9(h3QVE$Uv;z#0;S;7~h7U&AaR%5NBO~wvk(bufvODorxb;h;2cm8I#Ht
zv02lY*iZMaJr*S7-YI=4xcb2X<$?zXgcbVsu#4Yop09mo`?o8zudJK1r8jEj;=c5<
z^s;BSZ_dwYoze48vxOsLQ_H`<s|03AMak!_T9*0hz_BA0k&Eov$`fb(m{eq#=5g$_
zQ0?>`leNqv?XylDDNXDA*B$l#_Vtz-f!;-h=bv8qy2$UPO4W{Mzh#oQoc;UwltG_}
z1b3@y$(rtUY;!;D61jS(%dW-qrF{5NnVAM+R^Bh>=k@%F<Cw^jdFRT?KkesSRtbLe
zo53w?vtV<Jobh?%o5w%Ca64BwDY&cdOl#-!<3fK8fB)RFEr_e+<mW#=H|}hE&Fs_m
zL(lNTsRenbr%tkaQ{MVT=cDZ-3;S2oO1k%b2<GJ89T#mjfBl-=D<RE`&QDs`cUVGh
z`>sH1BY_<THS;XoYv%tD5PvC{smSSjy+p}3BZ|$XYu?FcpIBEu=~y!9{8Q$o6HXsI
za(Hov#e`RBy|-4V%?Qd&crv*q<jNFF=3uS)CYDb>T@<>sMx)3;d#0D4ko?gphtxyQ
zUC><9yC&LVFOTnRi&fE5^F=HLL)h$IX&aw@bnNyf&TScieSNoYXocU~SNAbT&*)@#
zL~QxdDQhmZu6o>XR6y>^&lU5_=2kH&9j?6c<l*9^1#(9VGnPeMG5*NRb!Be)WQ}KA
zlBPvJk4mb&QdQ&V?om@;^qW(ALdp5MJ#r-<YRlSZ?QonY)W7$7Q^552RSf?(cYXKy
z^ZwAuQ%AC!w_0`on7qjQ&{y3%=`!C1H4pqVnqt%UcDeGz#2FVBf0O&;`1MdZ`%SmP
zM=}Tg%Nnk`xcOM;5B5a4uebjFd|feTwh5cX$AUw;cDi#;Sbkak@q5Lb+)u}6=o#Mg
zy?msz#%J#R!xoL1W%e63rNoEUEjY&iXg13om499~FLth-^tO!m_T9p>yV9+nZM(eT
zSDVR?YFYO$HLG)@W21kZJ5X+$bvy0y?ZVe-OE-ORn6dA=VEf{uzh+NWEq;6T)g+F2
z^PUxzW|r>Mnw59k@a$36jX`%;&3wJ}_*SjiJ#E*Edcux=?U{CU)0?|$wY$S^Yvo4w
zPI~-as_yy1n|%A0#%;f6Ty-yR`@1h^x-OR8bHCyJw@tTaS@`x@#||u=(!6uu?d>_|
zZ}1$csoWQ|N@Cm7Xttkbyj^JtPM@ECQqnx=<1eAM;&O^(%<)2ro~SgJ>^}RgOA3l_
n&)X}0B&59K(><G$)&D;Pu6#Z7f&S#B&D$JS{$noP>hu8s?o9}f

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.sim/sim_1/behav/xsim/xvhdl.pb b/tp5_n/tp5_n.sim/sim_1/behav/xsim/xvhdl.pb
new file mode 100644
index 0000000000000000000000000000000000000000..e4b98e59eb85bc5137030bb28f61eaaa600ac3bf
GIT binary patch
literal 337
zcmd<O$;hSQn3tGSS(TZWt`O$o;-iq3nUkuZq*|<`keOGKuaJ|ORFqg$si0acz$(RT
zXlAU%T~VBwTb5dsnU<Msl)@FDpOK%Ns-J6^nXjLln46eVnv<BDSd^HTsF#$Op_f`x
zs$WuI8lMLt^@@v<i}j21ON)|Ii{lOT^HR(86Z1+k<BL+0^7B&k$}&=n*i%x|5=(PR
ztY8cyB`&^-%$#_rcur;#rkW@=LjzqyGvf?~0@e!F35*N^OkD9?qKR<NrRJ4nmQ*UJ
zs}`#Zuu8EQnOT~ndPSa#8_6YDY+yGu&^0zRFh{n6kBiGSFGV3JH95a1MSu|iq=#v+

literal 0
HcmV?d00001

diff --git a/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc b/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc
new file mode 100644
index 0000000..0978ac9
--- /dev/null
+++ b/tp5_n/tp5_n.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc
@@ -0,0 +1,295 @@
+## This file is a general .xdc for the Basys3 rev B board
+## To use it in a project:
+## - uncomment the lines corresponding to used pins
+## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
+
+## Clock signal
+set_property PACKAGE_PIN W5 [get_ports clk]							
+	set_property IOSTANDARD LVCMOS33 [get_ports clk]
+	create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
+ 
+## Switches
+set_property PACKAGE_PIN V17 [get_ports {sw[0]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
+set_property PACKAGE_PIN V16 [get_ports {sw[1]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
+set_property PACKAGE_PIN W16 [get_ports {sw[2]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
+set_property PACKAGE_PIN W17 [get_ports {sw[3]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
+set_property PACKAGE_PIN W15 [get_ports {sw[4]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
+set_property PACKAGE_PIN V15 [get_ports {sw[5]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
+set_property PACKAGE_PIN W14 [get_ports {sw[6]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
+set_property PACKAGE_PIN W13 [get_ports {sw[7]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
+#set_property PACKAGE_PIN V2 [get_ports {sw[8]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
+#set_property PACKAGE_PIN T3 [get_ports {sw[9]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
+#set_property PACKAGE_PIN T2 [get_ports {sw[10]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
+#set_property PACKAGE_PIN R3 [get_ports {sw[11]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
+#set_property PACKAGE_PIN W2 [get_ports {sw[12]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
+#set_property PACKAGE_PIN U1 [get_ports {sw[13]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
+#set_property PACKAGE_PIN T1 [get_ports {sw[14]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
+#set_property PACKAGE_PIN R2 [get_ports {sw[15]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
+ 
+
+## LEDs
+set_property PACKAGE_PIN U16 [get_ports {led[0]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
+set_property PACKAGE_PIN E19 [get_ports {led[1]}]					
+	set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
+#set_property PACKAGE_PIN U19 [get_ports {led[2]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
+#set_property PACKAGE_PIN V19 [get_ports {led[3]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
+#set_property PACKAGE_PIN W18 [get_ports {led[4]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
+#set_property PACKAGE_PIN U15 [get_ports {led[5]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
+#set_property PACKAGE_PIN U14 [get_ports {led[6]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
+#set_property PACKAGE_PIN V14 [get_ports {led[7]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
+#set_property PACKAGE_PIN V13 [get_ports {led[8]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
+#set_property PACKAGE_PIN V3 [get_ports {led[9]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
+#set_property PACKAGE_PIN W3 [get_ports {led[10]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
+#set_property PACKAGE_PIN U3 [get_ports {led[11]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
+#set_property PACKAGE_PIN P3 [get_ports {led[12]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
+#set_property PACKAGE_PIN N3 [get_ports {led[13]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
+#set_property PACKAGE_PIN P1 [get_ports {led[14]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
+#set_property PACKAGE_PIN L1 [get_ports {led[15]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
+	
+	
+##7 segment display
+#set_property PACKAGE_PIN W7 [get_ports {seg[0]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
+#set_property PACKAGE_PIN W6 [get_ports {seg[1]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
+#set_property PACKAGE_PIN U8 [get_ports {seg[2]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
+#set_property PACKAGE_PIN V8 [get_ports {seg[3]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
+#set_property PACKAGE_PIN U5 [get_ports {seg[4]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
+#set_property PACKAGE_PIN V5 [get_ports {seg[5]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
+#set_property PACKAGE_PIN U7 [get_ports {seg[6]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
+
+#set_property PACKAGE_PIN V7 [get_ports dp]							
+#	set_property IOSTANDARD LVCMOS33 [get_ports dp]
+
+#set_property PACKAGE_PIN U2 [get_ports {an[0]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]
+#set_property PACKAGE_PIN U4 [get_ports {an[1]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
+#set_property PACKAGE_PIN V4 [get_ports {an[2]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
+#set_property PACKAGE_PIN W4 [get_ports {an[3]}]					
+#	set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
+
+
+##Buttons
+set_property PACKAGE_PIN U18 [get_ports btnC]						
+	set_property IOSTANDARD LVCMOS33 [get_ports btnC]
+set_property PACKAGE_PIN T18 [get_ports btnU]						
+	set_property IOSTANDARD LVCMOS33 [get_ports btnU]
+set_property PACKAGE_PIN W19 [get_ports btnL]						
+	set_property IOSTANDARD LVCMOS33 [get_ports btnL]
+set_property PACKAGE_PIN T17 [get_ports btnR]						
+	set_property IOSTANDARD LVCMOS33 [get_ports btnR]
+set_property PACKAGE_PIN U17 [get_ports btnD]						
+	set_property IOSTANDARD LVCMOS33 [get_ports btnD]
+ 
+
+
+##Pmod Header JA
+##Sch name = JA1
+#set_property PACKAGE_PIN J1 [get_ports {JA[0]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]}]
+##Sch name = JA2
+#set_property PACKAGE_PIN L2 [get_ports {JA[1]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[1]}]
+##Sch name = JA3
+#set_property PACKAGE_PIN J2 [get_ports {JA[2]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[2]}]
+##Sch name = JA4
+#set_property PACKAGE_PIN G2 [get_ports {JA[3]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[3]}]
+##Sch name = JA7
+#set_property PACKAGE_PIN H1 [get_ports {JA[4]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[4]}]
+##Sch name = JA8
+#set_property PACKAGE_PIN K2 [get_ports {JA[5]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[5]}]
+##Sch name = JA9
+#set_property PACKAGE_PIN H2 [get_ports {JA[6]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]}]
+##Sch name = JA10
+#set_property PACKAGE_PIN G3 [get_ports {JA[7]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[7]}]
+
+
+
+##Pmod Header JB
+##Sch name = JB1
+#set_property PACKAGE_PIN A14 [get_ports {JB[0]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[0]}]
+##Sch name = JB2
+#set_property PACKAGE_PIN A16 [get_ports {JB[1]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[1]}]
+##Sch name = JB3
+#set_property PACKAGE_PIN B15 [get_ports {JB[2]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[2]}]
+##Sch name = JB4
+#set_property PACKAGE_PIN B16 [get_ports {JB[3]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[3]}]
+##Sch name = JB7
+#set_property PACKAGE_PIN A15 [get_ports {JB[4]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[4]}]
+##Sch name = JB8
+#set_property PACKAGE_PIN A17 [get_ports {JB[5]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[5]}]
+##Sch name = JB9
+#set_property PACKAGE_PIN C15 [get_ports {JB[6]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[6]}]
+##Sch name = JB10 
+#set_property PACKAGE_PIN C16 [get_ports {JB[7]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[7]}]
+ 
+
+
+##Pmod Header JC
+##Sch name = JC1
+#set_property PACKAGE_PIN K17 [get_ports {JC[0]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[0]}]
+##Sch name = JC2
+#set_property PACKAGE_PIN M18 [get_ports {JC[1]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[1]}]
+##Sch name = JC3
+#set_property PACKAGE_PIN N17 [get_ports {JC[2]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]}]
+##Sch name = JC4
+#set_property PACKAGE_PIN P18 [get_ports {JC[3]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]}]
+##Sch name = JC7
+#set_property PACKAGE_PIN L17 [get_ports {JC[4]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[4]}]
+##Sch name = JC8
+#set_property PACKAGE_PIN M19 [get_ports {JC[5]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[5]}]
+##Sch name = JC9
+#set_property PACKAGE_PIN P17 [get_ports {JC[6]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]}]
+##Sch name = JC10
+#set_property PACKAGE_PIN R18 [get_ports {JC[7]}]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]}]
+
+
+##Pmod Header JXADC
+##Sch name = XA1_P
+#set_property PACKAGE_PIN J3 [get_ports {JXADC[0]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[0]}]
+##Sch name = XA2_P
+#set_property PACKAGE_PIN L3 [get_ports {JXADC[1]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[1]}]
+##Sch name = XA3_P
+#set_property PACKAGE_PIN M2 [get_ports {JXADC[2]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[2]}]
+##Sch name = XA4_P
+#set_property PACKAGE_PIN N2 [get_ports {JXADC[3]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
+##Sch name = XA1_N
+#set_property PACKAGE_PIN K3 [get_ports {JXADC[4]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
+##Sch name = XA2_N
+#set_property PACKAGE_PIN M3 [get_ports {JXADC[5]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[5]}]
+##Sch name = XA3_N
+#set_property PACKAGE_PIN M1 [get_ports {JXADC[6]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
+##Sch name = XA4_N
+#set_property PACKAGE_PIN N1 [get_ports {JXADC[7]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[7]}]
+
+
+
+##VGA Connector
+#set_property PACKAGE_PIN G19 [get_ports {vgaRed[0]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[0]}]
+#set_property PACKAGE_PIN H19 [get_ports {vgaRed[1]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
+#set_property PACKAGE_PIN J19 [get_ports {vgaRed[2]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
+#set_property PACKAGE_PIN N19 [get_ports {vgaRed[3]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
+#set_property PACKAGE_PIN N18 [get_ports {vgaBlue[0]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
+#set_property PACKAGE_PIN L18 [get_ports {vgaBlue[1]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]}]
+#set_property PACKAGE_PIN K18 [get_ports {vgaBlue[2]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
+#set_property PACKAGE_PIN J18 [get_ports {vgaBlue[3]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
+#set_property PACKAGE_PIN J17 [get_ports {vgaGreen[0]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
+#set_property PACKAGE_PIN H17 [get_ports {vgaGreen[1]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
+#set_property PACKAGE_PIN G17 [get_ports {vgaGreen[2]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
+#set_property PACKAGE_PIN D17 [get_ports {vgaGreen[3]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
+#set_property PACKAGE_PIN P19 [get_ports Hsync]						
+	#set_property IOSTANDARD LVCMOS33 [get_ports Hsync]
+#set_property PACKAGE_PIN R19 [get_ports Vsync]						
+	#set_property IOSTANDARD LVCMOS33 [get_ports Vsync]
+
+
+##USB-RS232 Interface
+#set_property PACKAGE_PIN B18 [get_ports RsRx]						
+	#set_property IOSTANDARD LVCMOS33 [get_ports RsRx]
+#set_property PACKAGE_PIN A18 [get_ports RsTx]						
+	#set_property IOSTANDARD LVCMOS33 [get_ports RsTx]
+
+
+##USB HID (PS/2)
+#set_property PACKAGE_PIN C17 [get_ports PS2Clk]						
+	#set_property IOSTANDARD LVCMOS33 [get_ports PS2Clk]
+	#set_property PULLUP true [get_ports PS2Clk]
+#set_property PACKAGE_PIN B17 [get_ports PS2Data]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports PS2Data]	
+	#set_property PULLUP true [get_ports PS2Data]
+
+
+##Quad SPI Flash
+##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
+##STARTUPE2 primitive.
+#set_property PACKAGE_PIN D18 [get_ports {QspiDB[0]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]
+#set_property PACKAGE_PIN D19 [get_ports {QspiDB[1]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[1]}]
+#set_property PACKAGE_PIN G18 [get_ports {QspiDB[2]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]
+#set_property PACKAGE_PIN F18 [get_ports {QspiDB[3]}]				
+	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[3]}]
+#set_property PACKAGE_PIN K19 [get_ports QspiCSn]					
+	#set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]
+
diff --git a/tp5_n/tp5_n.srcs/sources_1/new/Enable190.vhd b/tp5_n/tp5_n.srcs/sources_1/new/Enable190.vhd
new file mode 100644
index 0000000..d82ac16
--- /dev/null
+++ b/tp5_n/tp5_n.srcs/sources_1/new/Enable190.vhd
@@ -0,0 +1,73 @@
+----------------------------------------------------------------------------------
+-- Company: 
+-- Engineer: 
+-- 
+-- Create Date: 04/22/2025 04:41:36 PM
+-- Design Name: 
+-- Module Name: Enable190 - Behavioral
+-- Project Name: 
+-- Target Devices: 
+-- Tool Versions: 
+-- Description: 
+-- 
+-- Dependencies: 
+-- 
+-- Revision:
+-- Revision 0.01 - File Created
+-- Additional Comments:
+-- 
+----------------------------------------------------------------------------------
+
+library IEEE; use IEEE.STD_LOGIC_1164.ALL; 
+
+-- Uncomment the following library declaration if using
+-- arithmetic functions with Signed or Unsigned values
+--use IEEE.NUMERIC_STD.ALL;
+
+-- Uncomment the following library declaration if instantiating
+-- any Xilinx leaf cells in this code.
+--library UNISIM;
+--use UNISIM.VComponents.all;
+
+use IEEE.STD_LOGIC_unsigned.ALL; 
+
+entity clkdiv is     
+
+Port ( clk : in  STD_LOGIC;            
+       reset : in  STD_LOGIC;            
+       E190, clk190 : out  STD_LOGIC);
+       
+end clkdiv;
+
+architecture clkdiv of clkdiv is
+
+signal clkin: std_logic :='0';
+
+begin     
+
+--clock divider     
+
+    process(clk,reset)     
+    variable q: std_logic_vector(23 downto 0):= X"000000";     
+    begin            
+        
+        if reset ='1' then             
+            q := X"000000";             
+            clkin <= '0';         
+        elsif clk'event and clk = '1' then             
+            q := q+1;             
+        if Q(18)='1' and clkin='0' then    
+            E190 <= '1';
+        else           
+            E190 <= '0';      
+        end if;         
+        
+        end if;         
+        
+        clkin<= Q(18);     
+    
+    end process;     
+    
+    clk190 <= clkin;
+end clkdiv;
+
diff --git a/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd b/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd
new file mode 100644
index 0000000..6200209
--- /dev/null
+++ b/tp5_n/tp5_n.srcs/sources_1/new/anti_rebond.vhd
@@ -0,0 +1,69 @@
+----------------------------------------------------------------------------------
+-- Company: 
+-- Engineer: 
+-- 
+-- Create Date: 04/22/2025 03:05:23 PM
+-- Design Name: 
+-- Module Name: anti_rebond - Behavioral
+-- Project Name: 
+-- Target Devices: 
+-- Tool Versions: 
+-- Description: 
+-- 
+-- Dependencies: 
+-- 
+-- Revision:
+-- Revision 0.01 - File Created
+-- Additional Comments:
+-- 
+----------------------------------------------------------------------------------
+
+
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+-- Uncomment the following library declaration if using
+-- arithmetic functions with Signed or Unsigned values
+--use IEEE.NUMERIC_STD.ALL;
+
+-- Uncomment the following library declaration if instantiating
+-- any Xilinx leaf cells in this code.
+--library UNISIM;
+--use UNISIM.VComponents.all;
+
+entity anti_rebond is
+    Port ( inp : in STD_LOGIC;
+           E : in STD_LOGIC;
+           clk : in STD_LOGIC;
+           output : out STD_LOGIC
+           );
+end anti_rebond;
+
+architecture Behavioral of anti_rebond is
+
+-- signaux internes pour connecter les bascules
+signal q_signals : STD_LOGIC_VECTOR(5 downto 0);
+signal o_1 : std_logic;
+
+begin
+     
+    o_1 <= q_signals(0) and q_signals(1) and q_signals(2);
+
+    SYNC : process(clk)
+    begin
+        if (rising_edge(clk)) then
+            if (E = '1') then
+                q_signals(0) <= inp;
+                q_signals(1) <= q_signals(0);
+                q_signals(2) <= q_signals(1);
+            end if;
+                        
+            q_signals(3) <= o_1;
+            q_signals(4) <= q_signals(3);
+            q_signals(5) <= q_signals(4);
+        end if;
+    end process;
+    
+    output <= q_signals(3) and q_signals(4) and (not q_signals(5));   
+    
+end Behavioral;
diff --git a/tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd b/tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd
new file mode 100644
index 0000000..ba5070f
--- /dev/null
+++ b/tp5_n/tp5_n.srcs/sources_1/new/digi_code.vhd
@@ -0,0 +1,200 @@
+----------------------------------------------------------------------------------
+-- Company: 
+-- Engineer: 
+-- 
+-- Create Date: 14.04.2025 17:27:19
+-- Design Name: 
+-- Module Name: digi_code - Behavioral
+-- Project Name: 
+-- Target Devices: 
+-- Tool Versions: 
+-- Description: 
+-- 
+-- Dependencies: 
+-- 
+-- Revision:
+-- Revision 0.01 - File Created
+-- Additional Comments:
+-- 
+----------------------------------------------------------------------------------
+
+
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+-- Uncomment the following library declaration if using
+-- arithmetic functions with Signed or Unsigned values
+--use IEEE.NUMERIC_STD.ALL;
+
+-- Uncomment the following library declaration if instantiating
+-- any Xilinx leaf cells in this code.
+--library UNISIM;
+--use UNISIM.VComponents.all;
+
+entity digi_code is
+    Port ( btnC : in STD_LOGIC; -- reset
+           btnL : in STD_LOGIC; -- btn0
+           btnD : in STD_LOGIC; -- btn1
+           btnR : in STD_LOGIC; -- btn2
+           btnU : in STD_LOGIC; -- btn3
+           sw : in STD_LOGIC_VECTOR (7 downto 0);
+           clk : in STD_LOGIC;
+           led : out STD_LOGIC_VECTOR (1 downto 0));
+end digi_code;
+
+architecture Behavioral of digi_code is
+
+    component anti_rebond
+    Port ( inp : in STD_LOGIC;
+           E : in STD_LOGIC;
+           clk : in STD_LOGIC;
+           output : out STD_LOGIC
+           );
+    end component;
+    
+    
+    component clkdiv
+    Port ( clk : in  STD_LOGIC;            
+           reset : in  STD_LOGIC;            
+           E190, clk190 : out  STD_LOGIC);
+    end component;
+    
+-- Déclaration des états
+type state_type is (
+    S0,       -- attente 1ère touche
+    S1,       -- 1ère touche correcte
+    S2,       -- 2ème touche correcte
+    S3,       -- 3ème touche correcte
+    OPEND    -- code correct
+);
+
+signal state, next_state : state_type;
+signal btn_value : std_logic_vector(1 downto 0);
+signal E190, clk190 : std_logic;
+signal btnR_pulse, btnL_pulse, btnU_pulse, btnD_pulse, btnC_pulse : std_logic;
+begin    
+
+    clk_divide : clkdiv port map (
+        clk => clk,
+        reset => open,
+        clk190 => clk190,
+        E190 => E190
+    );
+    
+    btn2_pulse : anti_rebond port map (
+        inp => btnL,
+        E => E190,
+        clk => clk,
+        output => btnL_pulse
+    );
+    
+    btn1_pulse : anti_rebond port map (
+        inp => btnL,
+        E => E190,
+        clk => clk,
+        output => btnD_pulse
+    );
+ 
+     btn3_pulse : anti_rebond port map (
+        inp => btnL,
+        E => E190,
+        clk => clk,
+        output => btnU_pulse
+    );
+
+     btn0_pulse : anti_rebond port map (
+        inp => btnL,
+        E => E190,
+        clk => clk,
+        output => btnR_pulse
+    );
+
+    SYNC_PROC : process(clk)
+        begin
+            if rising_edge(clk) then
+                if btnC = '1' then
+                    state <= S0;
+                else
+                    state <= next_state;
+                end if;
+            end if;
+        end process;
+        
+    OUTPUT_DECODE : process(state)
+        begin
+            case state is
+                when S1 | S2 | S3 =>
+                    led(0) <= '1';
+                    led(1) <= '0';
+                when S0 => 
+                    led <= "00";
+                when OPEND =>
+                    led(0) <= '0';
+                    led(1) <= '1';
+            end case;
+        end process;
+        
+    -- Encodage du bouton appuyé
+    process(btnL, btnD, btnR, btnU)
+        variable pressed_count : integer := 0;
+    begin
+        pressed_count := 0;
+        if btnL = '1' then pressed_count := pressed_count + 1; end if;
+        if btnD = '1' then pressed_count := pressed_count + 1; end if;
+        if btnR = '1' then pressed_count := pressed_count + 1; end if;
+        if btnU = '1' then pressed_count := pressed_count + 1; end if;
+    
+        if pressed_count = 1 then
+            if btnL = '1' then
+                btn_value <= "10";
+            elsif btnD = '1' then
+                btn_value <= "01";
+            elsif btnR = '1' then
+                btn_value <= "00";
+            elsif btnU = '1' then
+                btn_value <= "11";
+            end if;
+        else
+            btn_value <= "ZZ"; -- ou une autre valeur spéciale pour indiquer un cas invalide
+        end if;
+    end process;
+    
+    NEXT_STATE_DECODE : process(state, btn_value)
+        begin
+            next_state <= state; -- par défaut
+            case state is
+                when S0 =>
+                    if btn_value = sw(1 downto 0) then
+                        next_state <= S1;
+                    else
+                        next_state <= S0; -- Mauvaise touche : reset de la séquence
+                    end if;
+                when S1 =>
+                    if btn_value = sw(3 downto 2) then
+                        next_state <= S2;
+                    else
+                        next_state <= S0; -- Mauvaise touche : reset de la séquence
+                    end if;
+                when S2 =>
+                    if btn_value = sw(5 downto 4) then
+                        next_state <= S3;
+                    else
+                        next_state <= S0; -- Mauvaise touche : reset de la séquence
+                    end if;    
+                when S3 =>
+                    if btn_value = sw(7 downto 6) then
+                        next_state <= OPEND;
+                    else
+                        next_state <= S0; -- Mauvaise touche : reset de la séquence
+                    end if;    
+                when OPEND =>
+                    if btnC = '1' then
+                        next_state <= S0;
+                    end if;
+        
+                when others =>
+                    next_state <= state;
+            end case;
+        end process;
+
+end Behavioral;
diff --git a/tp5_n/tp5_n.xpr b/tp5_n/tp5_n.xpr
new file mode 100644
index 0000000..fcd5dd1
--- /dev/null
+++ b/tp5_n/tp5_n.xpr
@@ -0,0 +1,241 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<!-- Product Version: Vivado v2021.1 (64-bit)              -->
+<!--                                                         -->
+<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.   -->
+
+<Project Version="7" Minor="55" Path="/home/m1io/mamadulamarana.bah.etu/tp5_n/tp5_n.xpr">
+  <DefaultLaunch Dir="$PRUNDIR"/>
+  <Configuration>
+    <Option Name="Id" Val="5e5d1ac8df47476c870b4cf306020630"/>
+    <Option Name="Part" Val="xc7a35tcpg236-1"/>
+    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
+    <Option Name="CompiledLibDirXSim" Val=""/>
+    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
+    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
+    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
+    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
+    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
+    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
+    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
+    <Option Name="SimulatorInstallDirModelSim" Val=""/>
+    <Option Name="SimulatorInstallDirQuesta" Val=""/>
+    <Option Name="SimulatorInstallDirIES" Val=""/>
+    <Option Name="SimulatorInstallDirXcelium" Val=""/>
+    <Option Name="SimulatorInstallDirVCS" Val=""/>
+    <Option Name="SimulatorInstallDirRiviera" Val=""/>
+    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
+    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
+    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
+    <Option Name="SimulatorGccInstallDirIES" Val=""/>
+    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
+    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
+    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
+    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
+    <Option Name="SimulatorVersionXsim" Val="2024.2"/>
+    <Option Name="SimulatorVersionModelSim" Val="2024.1"/>
+    <Option Name="SimulatorVersionQuesta" Val="2024.1"/>
+    <Option Name="SimulatorVersionIES" Val="15.20.083"/>
+    <Option Name="SimulatorVersionXcelium" Val="20.09.006"/>
+    <Option Name="SimulatorVersionVCS" Val="R-2020.12"/>
+    <Option Name="SimulatorVersionRiviera" Val="2024.04"/>
+    <Option Name="SimulatorVersionActiveHdl" Val="15.0"/>
+    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
+    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
+    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
+    <Option Name="SimulatorGccVersionIES" Val="6.2.0"/>
+    <Option Name="SimulatorGccVersionXcelium" Val="6.3"/>
+    <Option Name="SimulatorGccVersionVCS" Val="6.2.0"/>
+    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
+    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
+    <Option Name="TargetLanguage" Val="VHDL"/>
+    <Option Name="BoardPart" Val=""/>
+    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
+    <Option Name="ActiveSimSet" Val="sim_1"/>
+    <Option Name="DefaultLib" Val="xil_defaultlib"/>
+    <Option Name="ProjectType" Val="Default"/>
+    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
+    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
+    <Option Name="IPCachePermission" Val="read"/>
+    <Option Name="IPCachePermission" Val="write"/>
+    <Option Name="EnableCoreContainer" Val="FALSE"/>
+    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
+    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
+    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
+    <Option Name="EnableBDX" Val="FALSE"/>
+    <Option Name="DSABoardId" Val="basys3"/>
+    <Option Name="WTXSimLaunchSim" Val="39"/>
+    <Option Name="WTModelSimLaunchSim" Val="0"/>
+    <Option Name="WTQuestaLaunchSim" Val="0"/>
+    <Option Name="WTIesLaunchSim" Val="0"/>
+    <Option Name="WTVcsLaunchSim" Val="0"/>
+    <Option Name="WTRivieraLaunchSim" Val="0"/>
+    <Option Name="WTActivehdlLaunchSim" Val="0"/>
+    <Option Name="WTXSimExportSim" Val="0"/>
+    <Option Name="WTModelSimExportSim" Val="0"/>
+    <Option Name="WTQuestaExportSim" Val="0"/>
+    <Option Name="WTIesExportSim" Val="0"/>
+    <Option Name="WTVcsExportSim" Val="0"/>
+    <Option Name="WTRivieraExportSim" Val="0"/>
+    <Option Name="WTActivehdlExportSim" Val="0"/>
+    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
+    <Option Name="XSimRadix" Val="hex"/>
+    <Option Name="XSimTimeUnit" Val="ns"/>
+    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
+    <Option Name="XSimTraceLimit" Val="65536"/>
+    <Option Name="SimTypes" Val="rtl"/>
+    <Option Name="SimTypes" Val="bfm"/>
+    <Option Name="SimTypes" Val="tlm"/>
+    <Option Name="SimTypes" Val="tlm_dpi"/>
+    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
+    <Option Name="DcpsUptoDate" Val="TRUE"/>
+    <Option Name="ClassicSocBoot" Val="FALSE"/>
+  </Configuration>
+  <FileSets Version="1" Minor="31">
+    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
+      <Filter Type="Srcs"/>
+      <File Path="$PSRCDIR/sources_1/new/digi_code.vhd">
+        <FileInfo>
+          <Attr Name="ImportPath" Val="$PPRDIR/../Documents/HD/hardware_design/tp5/tp5.srcs/sources_1/new/digi_code.vhd"/>
+          <Attr Name="ImportTime" Val="1745321700"/>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <File Path="$PSRCDIR/sources_1/new/anti_rebond.vhd">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <File Path="$PSRCDIR/sources_1/new/Enable190.vhd">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <Config>
+        <Option Name="DesignMode" Val="RTL"/>
+        <Option Name="TopModule" Val="digi_code"/>
+      </Config>
+    </FileSet>
+    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
+      <Filter Type="Constrs"/>
+      <File Path="$PSRCDIR/constrs_1/imports/Downloads/Basys3_Master.xdc">
+        <FileInfo>
+          <Attr Name="ImportPath" Val="$PPRDIR/../Documents/HD/hardware_design/tp_3/tp_3.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc"/>
+          <Attr Name="ImportTime" Val="1743511343"/>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+        </FileInfo>
+      </File>
+      <Config>
+        <Option Name="ConstrsType" Val="XDC"/>
+      </Config>
+    </FileSet>
+    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
+      <Filter Type="Srcs"/>
+      <Config>
+        <Option Name="DesignMode" Val="RTL"/>
+        <Option Name="TopModule" Val="anti_rebond"/>
+        <Option Name="TopLib" Val="xil_defaultlib"/>
+        <Option Name="TransportPathDelay" Val="0"/>
+        <Option Name="TransportIntDelay" Val="0"/>
+        <Option Name="SelectedSimModel" Val="rtl"/>
+        <Option Name="PamDesignTestbench" Val=""/>
+        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
+        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
+        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
+        <Option Name="SrcSet" Val="sources_1"/>
+      </Config>
+    </FileSet>
+    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
+      <Filter Type="Utils"/>
+      <Config>
+        <Option Name="TopAutoSet" Val="TRUE"/>
+      </Config>
+    </FileSet>
+  </FileSets>
+  <Simulators>
+    <Simulator Name="XSim">
+      <Option Name="Description" Val="Vivado Simulator"/>
+      <Option Name="CompiledLib" Val="0"/>
+    </Simulator>
+    <Simulator Name="ModelSim">
+      <Option Name="Description" Val="ModelSim Simulator"/>
+    </Simulator>
+    <Simulator Name="Questa">
+      <Option Name="Description" Val="Questa Advanced Simulator"/>
+    </Simulator>
+    <Simulator Name="IES">
+      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
+    </Simulator>
+    <Simulator Name="Xcelium">
+      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
+    </Simulator>
+    <Simulator Name="VCS">
+      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
+    </Simulator>
+    <Simulator Name="Riviera">
+      <Option Name="Description" Val="Riviera-PRO Simulator"/>
+    </Simulator>
+  </Simulators>
+  <Runs Version="1" Minor="15">
+    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../C:/Users/mamad/INFO/hardware_design/tp5/tp5.srcs/utils_1/imports/synth_1">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
+        <Step Id="synth_design"/>
+      </Strategy>
+      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
+      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
+    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../C:/Users/mamad/INFO/hardware_design/tp5/tp5.srcs/utils_1/imports/impl_1" LaunchOptions="-jobs 6 ">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
+        <Step Id="init_design"/>
+        <Step Id="opt_design"/>
+        <Step Id="power_opt_design"/>
+        <Step Id="place_design"/>
+        <Step Id="post_place_power_opt_design"/>
+        <Step Id="phys_opt_design"/>
+        <Step Id="route_design"/>
+        <Step Id="post_route_phys_opt_design"/>
+        <Step Id="write_bitstream"/>
+      </Strategy>
+      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
+  </Runs>
+  <Board/>
+  <DashboardSummary Version="1" Minor="0">
+    <Dashboards>
+      <Dashboard Name="default_dashboard">
+        <Gadgets>
+          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
+          </Gadget>
+          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
+          </Gadget>
+          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
+          </Gadget>
+          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
+          </Gadget>
+          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
+            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
+            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
+          </Gadget>
+          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
+            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
+          </Gadget>
+        </Gadgets>
+      </Dashboard>
+      <CurrentDashboard>default_dashboard</CurrentDashboard>
+    </Dashboards>
+  </DashboardSummary>
+</Project>
-- 
GitLab