From 94294850ca2bc2125a6c7e1921ffbe95b0dd7356 Mon Sep 17 00:00:00 2001
From: chayrai <heriniainaraissa.andrianirintsoa@polytech-lille.net>
Date: Tue, 12 Sep 2023 14:50:03 +0100
Subject: [PATCH] kicad carte mere

---
 .../carteMerePico-2023-09-12_143918.zip       | Bin 0 -> 2096 bytes
 carteMerePico/carteMerePico.kicad_prl         |  77 +++++
 carteMerePico/carteMerePico.kicad_pro         | 327 ++++++++++++++++++
 3 files changed, 404 insertions(+)
 create mode 100644 carteMerePico/carteMerePico-backups/carteMerePico-2023-09-12_143918.zip
 create mode 100644 carteMerePico/carteMerePico.kicad_prl
 create mode 100644 carteMerePico/carteMerePico.kicad_pro

diff --git a/carteMerePico/carteMerePico-backups/carteMerePico-2023-09-12_143918.zip b/carteMerePico/carteMerePico-backups/carteMerePico-2023-09-12_143918.zip
new file mode 100644
index 0000000000000000000000000000000000000000..e6f046d3ba8363f2303130a734bd00179929f25c
GIT binary patch
literal 2096
zcmWIWW@Zs#U|`^2xLu+XUUG_m_gY2<h8Zjj4B`w749ST_C8@rtMX3Rq$@zNOnaPPM
z@dZUWsUfHH9vkrNd9KYgzguC_?|;p5TyOS9aIA7Uo|STX!i+cDT>tOgqJ6RSP4`R5
zERSB7`n+woUzxthSbhAhdhLbfW-rby*i+Z;@#0?=?`lOSCY5cgxM~kAFvuzn`9J6A
zG>abf6FINfw8njHIQDvqg5cjz<*soD+QVjEn4IBsm6dz{u7xR&YC2j4W^y!}@!hYq
zX4&Z{zpU%`-M68P?78k9Z@%&P-i>ccU#`Ef|AP2V&R?gN3Rfshc3Lm>ywIq>dc(SA
zJHhE<#{@37G&q;ouAAX}#rgFaE_)`Phg;5lKPYq1PO(J!YR3FDy#(%!0o|cDJ6PL3
z$cIN1rZ=Wli$#1)XAx(c8(XwqZp!J}Jx@e))@n5BIL0=;7P>R#!9EuLJvCxUst1Fb
zwz6b%>=Ss@rz|G6Mkg}zob9GfDXAxOz1Au2Y<nU#DcfURU~zBNJv;5|YhpGRojql`
zI_CZI1w4TpYou;p{JiRCWk{WQYQyp1;A=}8gDP*C{rs?sFW~%sj$QXJyw3Ak+0(~y
zUf^NBabkIiTl6p6A4=8BHkG{9+?=*ivCVwel%@C1zv;J}z5c8@Y7Do>n_5<~GBC^+
z#}~u-M<e3%ADi*ipI@%Q!*ioyk;kp2=662FeKSaSU*4>6ddu3-X*Ql^vt)nWbwBw(
zCAzaa?mb_Iu=}5xN}7|Dex{ZePhQgXO6O<AXV&@$=iApjEm$>m8=JWO-`d-{=?N8z
zos8K#b<T8rUoyw+P+K;0^dc$k9W0OR{cJX?F8Ws9ew*_|NNjVQ(!1*%+~=oB{F4`8
zx4a{}-tpFIf#{-dDhDO@Uw3W@+7`oI%<)q~Z{9XW@5JxZ8Q+Q?h`Dfh<MBOr`i?!X
z^vgPBda{D`Qi1B>;$n`o95%)mT{3nFZm`(i<$Y;3*Cr+oVF%NxJbPG-HK(2s2o3!F
z#cRrATglx0LC3OA&9ge<bYa@%rA@mZ+;zENoEMbsz&`iq+dDJM|4Pp-_dC$C)zo{r
zLPNduy&%RF0w*ie7eC0opmQK@Q+`n6(!>Q@7RVmcv=`pzwmD==+4^r6{1^Xa3f}ke
z<A-h6-~C?xk!O+7-Tk?zEgsZ;{upYsclBJe@Obsh()<qv?iUGv`1|&Y-@h-l^6O8C
zn7?`U_}R@|ySm=F_aw^S&*y%0?iX{>!R@E~-{&uvSGc^bcmLJL3YYaJoDo-!NO+`s
zQg{ATRnJ=zO{r?rJp$L+P2Bn5j1tTG__ZZP(n^j|wQ52N&2N~FXg%6zCZXunw6{&l
zBSP3(L->k>{x6{yuS_mzNM;6bPSQ@zKAYO}oT)1(dBL({wJTW{9b8=dvQ#qF%fVM=
z?V?MKXR=x^3AA2KS-8{uc4t;+73+$0oeO&c4CPt_G(}x5h_IYoq0>@rd2IQUbw|GK
z=$hRX73TJ1t)woajq0<QrCtJgK9@DO-Qp=XcvliMudr$AwNQcSrOD=jTdj5`ZFbge
zkuo^vRj77D>!XxyY}@mVO_i%Q-SgI75p<z&M$tXZ#+whNAEk>kte@Ar+V$=}<2-Iz
zcAsUH+=j{)49Cu?TK9e1eeURoF78{^UU$4WGFiS_E)0_V()VD&jWt@l!kZ?BJjyd!
zH<8~&=ZEx;XA^sm{B!CQGdhyx7cAJlQ~0_-VYGkUO<r9VtMzVjj<brxCZDMC;k}Wv
zY;)Zr_Ahq!LGJT5*C`j)c7N7aXIgyg(EJ%{{~r0=wN3Oou^}>O?*+%?B8i!n>@lUk
zPfmHzmaUTW^I~}Ww|55F57O@@dd$3a{gAnXhppSmb&Pi!j<mDy3pW4u=Db#pkM_AO
zuYP%Lne>&>Y(A?G$Jy2hUOl$Q|L&c&pVZKDR>f^XfL%uE#7pzPZ#VyY|8Cv>|Ees~
zVNAPZ(%09kW=y#*7Wwka?MW7^K4&|8th3%w^X7Vdn)#QfZQm9azn8lnJ8MOEvB*sh
z!?o4yN<aD;yWZ~E+p=P%>&K^u4qsd+<Tu$`>55f`<!UjmJ-jRVKWl1LPCGANpnkA-
zuKp}3iQ?%oX-}Gx7S3D0WtUK0>ar?d?gKrgVHN!;2{XQZZf3lmX(;z&$%zSbE(9Bf
zbmpu&89mwOa`1HTWizFZa@&4R)>zZ?f&E~Devaps(`|PDmT8`m=?&b%V&8J(-0a<)
z;TCmOJq^bc#V++9yu&`3zawYQy(UM#XQm}m;XM-JI|WK79l6O9Xer93$CUl&!TE0I
z*aV-ITkbw-S#jBH#mVs7e=mDHdoN|bEqUo9yT!eli}fRIN)2?=rtl{h{OaE5e}C`Q
zcm0i5_gHRZIlM>O;KlN~$1AwGPMy>Hn>^*U!=VY6c7M}$3v3U4^2}>-`6R`?s<-Fa
zDzxlAXV`17`itd~8B)Hk5sPahZ(m&`!rL2u_m4`I$}Prb`PH7wR&{yFpPpCr+4ASh
z{`1`X?q03$+<o=zoSh4G1+<Qt`-HRzUe!tr{3^Q2Gh2L><@FiOHAnwc#9Xk5yVl@;
z<=2*d^NkwHw`Bf#!C$vRvqrD_=H55|*aN&7nG_gs*T@Vg07w0dZU}mzk1*pABd$t5
XKfs%n4Wy8Xfr+7ufq`KHJBSAWRzb*M

literal 0
HcmV?d00001

diff --git a/carteMerePico/carteMerePico.kicad_prl b/carteMerePico/carteMerePico.kicad_prl
new file mode 100644
index 0000000..7cc2dc2
--- /dev/null
+++ b/carteMerePico/carteMerePico.kicad_prl
@@ -0,0 +1,77 @@
+{
+  "board": {
+    "active_layer": 0,
+    "active_layer_preset": "",
+    "auto_track_width": true,
+    "hidden_netclasses": [],
+    "hidden_nets": [],
+    "high_contrast_mode": 0,
+    "net_color_mode": 1,
+    "opacity": {
+      "images": 0.6,
+      "pads": 1.0,
+      "tracks": 1.0,
+      "vias": 1.0,
+      "zones": 0.6
+    },
+    "selection_filter": {
+      "dimensions": true,
+      "footprints": true,
+      "graphics": true,
+      "keepouts": true,
+      "lockedItems": false,
+      "otherItems": true,
+      "pads": true,
+      "text": true,
+      "tracks": true,
+      "vias": true,
+      "zones": true
+    },
+    "visible_items": [
+      0,
+      1,
+      2,
+      3,
+      4,
+      5,
+      8,
+      9,
+      10,
+      11,
+      12,
+      13,
+      15,
+      16,
+      17,
+      18,
+      19,
+      20,
+      21,
+      22,
+      23,
+      24,
+      25,
+      26,
+      27,
+      28,
+      29,
+      30,
+      32,
+      33,
+      34,
+      35,
+      36,
+      39,
+      40
+    ],
+    "visible_layers": "fffffff_ffffffff",
+    "zone_display_mode": 0
+  },
+  "meta": {
+    "filename": "carteMerePico.kicad_prl",
+    "version": 3
+  },
+  "project": {
+    "files": []
+  }
+}
diff --git a/carteMerePico/carteMerePico.kicad_pro b/carteMerePico/carteMerePico.kicad_pro
new file mode 100644
index 0000000..134c446
--- /dev/null
+++ b/carteMerePico/carteMerePico.kicad_pro
@@ -0,0 +1,327 @@
+{
+  "board": {
+    "3dviewports": [],
+    "design_settings": {
+      "defaults": {
+        "board_outline_line_width": 0.1,
+        "copper_line_width": 0.2,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "other_line_width": 0.15,
+        "silk_line_width": 0.15,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.15
+      },
+      "diff_pair_dimensions": [],
+      "drc_exclusions": [],
+      "rules": {
+        "min_copper_edge_clearance": 0.0,
+        "solder_mask_clearance": 0.0,
+        "solder_mask_min_width": 0.0
+      },
+      "track_widths": [],
+      "via_dimensions": []
+    },
+    "layer_presets": [],
+    "viewports": []
+  },
+  "boards": [],
+  "cvpcb": {
+    "equivalence_files": []
+  },
+  "erc": {
+    "erc_exclusions": [],
+    "meta": {
+      "version": 0
+    },
+    "pin_map": [
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        1,
+        0,
+        1,
+        2
+      ],
+      [
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        1,
+        1,
+        2,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        1,
+        1,
+        1,
+        1,
+        1,
+        0,
+        1,
+        1,
+        1,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        2,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2
+      ]
+    ],
+    "rule_severities": {
+      "bus_definition_conflict": "error",
+      "bus_entry_needed": "error",
+      "bus_to_bus_conflict": "error",
+      "bus_to_net_conflict": "error",
+      "conflicting_netclasses": "error",
+      "different_unit_footprint": "error",
+      "different_unit_net": "error",
+      "duplicate_reference": "error",
+      "duplicate_sheet_names": "error",
+      "endpoint_off_grid": "warning",
+      "extra_units": "error",
+      "global_label_dangling": "warning",
+      "hier_label_mismatch": "error",
+      "label_dangling": "error",
+      "lib_symbol_issues": "warning",
+      "missing_bidi_pin": "warning",
+      "missing_input_pin": "warning",
+      "missing_power_pin": "error",
+      "missing_unit": "warning",
+      "multiple_net_names": "warning",
+      "net_not_bus_member": "warning",
+      "no_connect_connected": "warning",
+      "no_connect_dangling": "warning",
+      "pin_not_connected": "error",
+      "pin_not_driven": "error",
+      "pin_to_pin": "warning",
+      "power_pin_not_driven": "error",
+      "similar_labels": "warning",
+      "simulation_model_issue": "ignore",
+      "unannotated": "error",
+      "unit_value_mismatch": "error",
+      "unresolved_variable": "error",
+      "wire_dangling": "error"
+    }
+  },
+  "libraries": {
+    "pinned_footprint_libs": [],
+    "pinned_symbol_libs": []
+  },
+  "meta": {
+    "filename": "carteMerePico.kicad_pro",
+    "version": 1
+  },
+  "net_settings": {
+    "classes": [
+      {
+        "bus_width": 12,
+        "clearance": 0.2,
+        "diff_pair_gap": 0.25,
+        "diff_pair_via_gap": 0.25,
+        "diff_pair_width": 0.2,
+        "line_style": 0,
+        "microvia_diameter": 0.3,
+        "microvia_drill": 0.1,
+        "name": "Default",
+        "pcb_color": "rgba(0, 0, 0, 0.000)",
+        "schematic_color": "rgba(0, 0, 0, 0.000)",
+        "track_width": 0.25,
+        "via_diameter": 0.8,
+        "via_drill": 0.4,
+        "wire_width": 6
+      }
+    ],
+    "meta": {
+      "version": 3
+    },
+    "net_colors": null,
+    "netclass_assignments": null,
+    "netclass_patterns": []
+  },
+  "pcbnew": {
+    "last_paths": {
+      "gencad": "",
+      "idf": "",
+      "netlist": "",
+      "specctra_dsn": "",
+      "step": "",
+      "vrml": ""
+    },
+    "page_layout_descr_file": ""
+  },
+  "schematic": {
+    "annotate_start_num": 0,
+    "drawing": {
+      "dashed_lines_dash_length_ratio": 12.0,
+      "dashed_lines_gap_length_ratio": 3.0,
+      "default_line_thickness": 6.0,
+      "default_text_size": 50.0,
+      "field_names": [],
+      "intersheets_ref_own_page": false,
+      "intersheets_ref_prefix": "",
+      "intersheets_ref_short": false,
+      "intersheets_ref_show": false,
+      "intersheets_ref_suffix": "",
+      "junction_size_choice": 3,
+      "label_size_ratio": 0.375,
+      "pin_symbol_size": 25.0,
+      "text_offset_ratio": 0.15
+    },
+    "legacy_lib_dir": "",
+    "legacy_lib_list": [],
+    "meta": {
+      "version": 1
+    },
+    "net_format_name": "",
+    "page_layout_descr_file": "",
+    "plot_directory": "",
+    "spice_current_sheet_as_root": false,
+    "spice_external_command": "spice \"%I\"",
+    "spice_model_current_sheet_as_root": true,
+    "spice_save_all_currents": false,
+    "spice_save_all_voltages": false,
+    "subpart_first_id": 65,
+    "subpart_id_separator": 0
+  },
+  "sheets": [],
+  "text_variables": {}
+}
-- 
GitLab